• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 68
  • 17
  • 2
  • 1
  • 1
  • 1
  • 1
  • Tagged with
  • 102
  • 102
  • 102
  • 82
  • 77
  • 20
  • 19
  • 19
  • 17
  • 16
  • 16
  • 15
  • 14
  • 14
  • 13
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
21

A parametrized CAD tool for VHDL model development with X Windows /

Singh, Balraj, January 1990 (has links)
Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1990. / Vita. Abstract. Includes bibliographical references (leaves 52-54). Also available via the Internet.
22

Assertion-checker synthesis for hardware verification, in-circuit debugging and on-line monitoring

Boulé, Marc. January 1900 (has links)
Thesis (Ph.D.). / Written for the Dept. of Electrical and Computer Engineering. Title from title page of PDF (viewed 2008/05/09). Includes bibliographical references.
23

Optimization techniques for distributed Verilog simulation

Li, Lijun, January 1900 (has links)
Thesis (Ph.D.). / Written for the School of Computer Science. Title from title page of PDF (viewed 2008/02/12). Includes bibliographical references.
24

Aspects of hardware methodologies for the NTRU public-key cryptosystem /

Wilhelm, Kyle. January 2008 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 2008. / Typescript. Includes bibliographical references (p. 69-72).
25

Hazard detection with VHDL in combinational logic circuits with fixed delays /

Chu, Ming-Cheung, January 1992 (has links)
Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1992. / Vita. Abstract. Includes bibliographical references (leaves 181-182). Also available via the Internet.
26

Representation and simulation of a high level language using VHDL /

Edwards, Carleen Marie, January 1994 (has links)
Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1994. / Vita. Abstract. Includes bibliographical references (leaves 56-57). Also available via the Internet.
27

VHDL modeling and design of an asynchronous version of the MIPS R3000 microprocessor /

Fanelli, Paul. January 1994 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 1994. / Typescript. Includes bibliographical references (leaves 124-125).
28

Behavioral delay fault modeling and test generation /

Joshi, Anand Mukund, January 1994 (has links)
Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1994. / Vita. Abstract. Includes bibliographical references (leaves 165-169). Also available via the Internet.
29

Efficient VHDL models for various PLD architectures /

Giannopoulos, Vassilis. January 1995 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 1995. / Typescript. Bibliography: leaf 55.
30

Natural language interface to a VHDL modeling tool /

Manek, Meenakshi. January 1993 (has links)
Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1993. / Vita. Abstract. Includes bibliographical references (leaves 79-80). Also available via the Internet.

Page generated in 0.1287 seconds