• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1
  • Tagged with
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

High-level modelling of optical integrated networks-based systems with the provision of a low latency controller

Magalh?es, Felipe Gohring de 25 May 2017 (has links)
Submitted by PPG Ci?ncia da Computa??o (ppgcc@pucrs.br) on 2017-11-13T21:02:54Z No. of bitstreams: 1 Felipe_Gohring_de_Magalh?es_TES.pdf: 7728697 bytes, checksum: f2b34275e49f32253d8c38848a3d9258 (MD5) / Approved for entry into archive by Caroline Xavier (caroline.xavier@pucrs.br) on 2017-11-21T12:14:27Z (GMT) No. of bitstreams: 1 Felipe_Gohring_de_Magalh?es_TES.pdf: 7728697 bytes, checksum: f2b34275e49f32253d8c38848a3d9258 (MD5) / Made available in DSpace on 2017-11-21T12:26:58Z (GMT). No. of bitstreams: 1 Felipe_Gohring_de_Magalh?es_TES.pdf: 7728697 bytes, checksum: f2b34275e49f32253d8c38848a3d9258 (MD5) Previous issue date: 2017-05-25 / Coordena??o de Aperfei?oamento de Pessoal de N?vel Superior - CAPES / As tend?ncias de design para os sistemas multiprocessadores da pr?xima gera??o apontam para a integra??o de um grande n?mero de n?cleos de processamento, exigindo interconex?es de alto desempenho. Uma solu??o a ser aplicada para melhorar a infraestrutura de comunica??o em tais sistemas ? o uso de redes on-chip, pois estas apresentam uma melhoria consider?vel na largura de banda e escalabilidade. Ainda assim, o n?mero de n?cleos integrados continua a aumentar ao mesmo tempo em que o sistema cresce, dessa maneira as interconex?es met?licas em redes on-chip podem tornar-se um gargalo no desempenho. Como resultado, uma nova estrat?gia deve ser adotada para que essas quest?es sejam solucionadas. As Redes ?pticas Integradas (do ingl?s Optical Integrated Networks - OINs) s?o atualmente consideradas como um dos paradigmas mais promissores neste contexto de design: elas apresentam maior largura de banda, menor consumo de energia e baixa lat?ncia para transmitir informa??es. Al?m disso, trabalho recentes demonstram a viabilidade de OINs com suas tecnologias de fabrica??o dispon?veis e compat?veis com CMOS. No entanto, os designers de OINs enfrentam v?rios desafios: ? Atualmente, os controladores representam o principal gargalo na comunica??o e s?o um dos fatores que limitam o uso de OINs. Portanto, novas solu??es de controle de baixa lat?ncia s?o necess?rias. ? Designers n?o possuem ferramentas para modelar e validar OINs. A maioria das pesquisas atualmente est? focada em projetar dispositivos e melhorar os componentes b?sicos, deixando o sistema sem melhorias. Neste contexto, para facilitar a implanta??o de sistemas baseados em OIN, este projeto de doutorado concentra-se em tr?s contribui??es principais: (1) o desenvolvimento da plataforma de simula??o a n?vel de sistema; (2) a defini??o e o desenvolvimento de uma abordagem de controle eficiente para sistemas baseados em OIN e; (3) a avalia??o, a n?vel do sistema, da abordagem de controle proposta usando a modelagem definida. / Design trends for next-generation Multi-Processor Systems point to the integration of a large number of processing cores, requiring high-performance interconnects. One solution being applied to improve the communication infrastructure in such systems is the usage of Networkson- Chip as they present considerable improvement in the bandwidth and scaleability. Still as the number of integrated cores continues to increase and the system scales, the metallic interconnects in Networks-on-Chip can become a performance bottleneck. As a result, a new strategy must be adopted in order for those issues to be remedied. Optical Integrated Networks (OINs) are currently considered to be one of the most promising paradigm in this design context: they present higher bandwidth, lower power consumption and lower latency to broadcast information. Also, the latest work demonstrates the feasibility of OINs with their fabrication technologies being available and CMOS compatible. However, OINs? designers face several challenges: ? Currently, controllers represent the main communication bottleneck and are one of the factors limiting the usage of OINs. Therefore, new controlling solutions with low latency are required. ? Designers lack tools to model and validate OINs. Most research nowadays is focused on designing devices and improving basic components performance, leaving system unattended. In this context, in order to ease the deployment of OIN-based systems, this PhD project focuses on three main contributions: (1) the development of accurate system-level modelling study to realize a system-level simulation platform; (2) the definition and development of an efficient control approach for OIN-based systems, and; (3) the system-level evaluation of the proposed control approach using the defined modelling.

Page generated in 0.0333 seconds