• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1
  • Tagged with
  • 2
  • 2
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

FRAMEWORK FOR THE DESIGN AND IMPLEMENTATION OF SOFTWARE DEFINED RADIO BASED WIRELESS COMMUNICATION SYSTEM

Mannar Mannan, Pallavi January 2005 (has links)
No description available.
2

FM Demodulators in Software-Defined Radio Using FPGAs with Rapid Prototyping

Padilla, Marc Anthony 30 March 2011 (has links) (PDF)
With the advent of software-defined radio, many radio applications have and are currently being designed for FPGAs, due to their high performance and reconfigurability. Invariably, "legacy" waveforms, such as FM, will need to be supported in such systems. A challenge that comes with programming FPGAs is the increased design and implementation time over conventional software programming. In this thesis, three FM demodulator techniques are implemented and compared in an FPGA. Two techniques are found to have similar SNR performance while having very different FPGA implementation characteristics. Library based design is explored for demodulators to increase FPGA design productivity. A block library is created and verified by use in tested demodulator designs. Two design tools that aim to increase design productivity in FPGAs, Ogre and HMFlow, are also examined and used to implement FM demodulators in a PCM/FM receiver design. Ogre leverages the demodulator block library, along with accompanying metadata, to decrease design time significantly. Design performance is not sacrificed when using Ogre. HMFlow, which relies on finer-grained blocks, reuses block implementation data to speed up implementation of the full design. The implementation of the HMFlow demodulator design is sped up by 3x but, when compared with the standard flow, produces an implementation with a reduced maximum clock rate (about 1/2) and with slightly more resources (about 6%). When comparing Ogre with HMFlow, the coarser-grained blocks of Ogre provide a more efficient design experience than that of HMFlow.

Page generated in 0.1132 seconds