Return to search

Study on Amorphous Silicon Carbide Barrier Dielectric Materials

In the generation of deep submicron semiconductor fabrication¡Atransmission delay is primarily caused by the parasitic resistance and capacitance (RC) in the multilevel interconnects. Besides¡Aelectromigration is also a serious issue for the reliability of devices . There are two principle methods of reducing the RC delay. The first method is to replace the Al wires with Cu interconnects which supply lower resistivity and high resistance to electromigration. The second method is to use a lower dielectric constant material as the inter-metal dielectric. But in Copper metallization¡Athe key issue of this technology is the formation of a thin barrier layer for Cu on the surface of the SiC film to prevent the absorption of water and diffusion of Cu.
In this study¡Awe employed films SiC base compounds to investigate their chemical bonds, I-V characteristics comparisons with Al and Cu gate. On the other hand, because of serious C-V hysteretic phenomena, we try to analyze and build up models. There five models is reasonable for our experiment: (1) mobile ions, (2) dielectric polarization, (3) carrier injection, (4) gate-electrons injection, and (5) bound charges. They happens in different materials and structures.

Identiferoai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0727102-154829
Date27 July 2002
CreatorsChen, Chih-Hung
ContributorsPo-Tsun Liu, Dong-Po Wang, Ting-Chang Chang, Chao-Hsin Chien, Chin-Fu Liu
PublisherNSYSU
Source SetsNSYSU Electronic Thesis and Dissertation Archive
LanguageEnglish
Detected LanguageEnglish
Typetext
Formatapplication/pdf
Sourcehttp://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0727102-154829
Rightsunrestricted, Copyright information available at source archive

Page generated in 0.0016 seconds