Return to search

A Low Voltage Class AB Switched Current Sample and Hold Circuit

In this thesis, a switched-current sample-and-hold circuit is proposed. We use feedback circuit to decrease the input impedance and to reduce the transmission error in SI cell. Furthermore, the entire memory cell is designed in a coupled differential replicate form to eliminate the clock feedthrough (CFT) error.
The sample-and-hold circuit is simulated using the parameters of TSMC 0.35£gm CMOS process. The simulation results show that the spurious-free dynamic range (SFDR) is 55 dB, the sampling rate is 40MHz, the power consumption is 0.38 mW, and the power supply is 1.5V. Furthermore, the circuit is verified by cadence-hspice simulation.

Identiferoai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0821109-161008
Date21 August 2009
CreatorsHung, Ming-yang
ContributorsTzyy-Sheng Horng, Ko-Chi Kuo, Chia-Hsiung Kao
PublisherNSYSU
Source SetsNSYSU Electronic Thesis and Dissertation Archive
LanguageEnglish
Detected LanguageEnglish
Typetext
Formatapplication/pdf
Sourcehttp://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0821109-161008
Rightsnot_available, Copyright information available at source archive

Page generated in 0.0018 seconds