Return to search

Radio-Frequency Integrated-Circuit Design of Image-Reject Downconverter and Variable-Gain Amplifier for Wireless Communications

This thesis presents a 2.4GHz image-reject downconverter fabricated in TSMC 0.25 1P5M CMOS process. The integrated active filter can not only filter out the image signal, but also reduce noise figure degraded by parasitic capacitance in the circuit. The differential LC oscillator fabricated in TSMC 0.35 1P4M CMOS process has properties of low phase noise and wide frequency turning range. Finally, a variable gain amplifier implemented in GCS GaAs HBT process was designed using signal summing architecture. The architecture is advantageous to reducing noise, distortion and increasing operating frequency. This thesis has studied what cause the difference between measurement and simulation for better performance in the future design.

Identiferoai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0724102-101141
Date24 July 2002
CreatorsPu, Ta-Chun
ContributorsSheng-Fuh Chang, Tzyy-Sheng Horng, Huey-Ru Chuang
PublisherNSYSU
Source SetsNSYSU Electronic Thesis and Dissertation Archive
LanguageCholon
Detected LanguageEnglish
Typetext
Formatapplication/pdf
Sourcehttp://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0724102-101141
Rightsoff_campus_withheld, Copyright information available at source archive

Page generated in 0.0017 seconds