Spelling suggestions: "subject:"chip package interaction"" "subject:"hip package interaction""
1 |
Electromigration and chip-package interaction reliability of flip chip packages with Cu pillar bumpsWang, Yiwei 13 February 2012 (has links)
The electromigration (EM) and chip-package interaction (CPI) reliability of flip chip packages with Cu pillar structures was investigated. First the EM-related characteristics of Cu pillars with solder tips were studied and compared with standard controlled collapse chip connection (C4) Pb-free solder joints. The simulation results revealed a significant reduction in the current crowding effect when C4 solder joints was replaced by Cu pillar structures. As a result, the current-induced Joule heating and local temperature gradients were reduced in the Cu pillar structure. This was followed by a study of the impact of the Cu pillar bumps on the mechanical reliability of low-k dielectrics. The CPI-induced crack driving force for delamination in the low-k interconnect structure was evaluated using a 3D sub-modeling technique. The energy release rate was found to increase significantly for packages with Cu pillar bumps compared with those with C4 Pb-free solder joints only. Structural optimization of Cu pillar bumps to improve the mechanical stability of packages with low-k chips was discussed. / text
|
2 |
Chip package interaction (CPI) and its impact on the reliability of flip-chip packagesZhang, Xuefeng 01 June 2010 (has links)
Chip-package interaction (CPI) has become a critical reliability issue for flip-chip packaging of Cu/low-k chip with organic substrate. The thermo-mechanical deformation and stress develop inside the package during assembly and subsequent reliability tests due to the mismatch of the coefficients of thermal expansion (CTEs) between the chip and the substrate. The thermal residual stress causes many mechanical reliability issues in the solder joints and the underfill layer between die and substrate, such as solder fatigue failure and underfill delamination. Moreover, the thermo-mechanical deformation of the package can be directly coupled into the Cu/low-k interconnect, inducing large local stresses to drive interfacial crack formation and propagation. The thermo-mechanical reliability risk is further aggravated with the implementation of ultra low-k dielectric for better electrical performance and the mandatory change from Pb-containing solders to Pb-free solders for environmental safety. These CPI-induced reliability issues in flip-chip packaging of Cu/low-k chips are investigated in this dissertation at both chip level and package level using high-resolution Moiré interferometry and Finite Element Analysis (FEA). Firstly, the thermo-mechanical deformation in flip-chip packages is analyzed using high-resolution Moiré interferometry. The effect of underfill properties on package warpage is studied and followed by a strategy study of proper underfill selection to improve solder fatigue life time and reduce the risk of interfacial delamination in underfill and low-k interconnects under CPI. The chip-package interaction is found to maximize at the die attach step during assembly and becomes most detrimental to low-k chip reliability because of the high thermal load generated by the solder reflow process before underfilling. A three-dimensional (3D) multilevel sub-modeling method combined with modified virtual crack closure (MVCC) technique is employed to investigate the CPI-induced interfacial delamination in Cu/low-k interconnects. It is first focused on the effects of dielectrics and solder materials on low-k interconnect reliability and then extended to the scaling effect where the reduction of the interconnect dimension is accompanied with an increased number of metal levels and the implementation of ultralow-k porous dielectrics. Recent studies on CPI-induced crack propagation in the low-k interconnect and the use of crack-stop structures to improve the chip reliability are also discussed. Finally, 3D integration (3DI) with through silicon vias (TSV) has been proposed as the latest solution to increase the device density without down-scaling. The thermo-mechanical reliability issues facing 3DI are analyzed. Three failure modes are proposed and studied. Design optimization of 3D interconnects to reduce the thermal residual stress and the risks of fracture and delamination are discussed. / text
|
3 |
Electromagnetic coupling in multilayer thin-film organic packages with chip-last embedded activesSankaran, Nithya 21 March 2011 (has links)
The demands of consumer electronic products to support multi-functionality such as computing, communication and multimedia applications with reduced form factor and low cost is the driving force behind packaging technologies such as System on Package (SOP). SOP aims to enhance the functionality of the package while providing form factor reduction by the integration of active and passive components. However, embedding components within mixed signal packages causes unwanted interferences across the digital and analog-radio frequency (RF) sections of the package, which is a major challenge yet to be addressed. This dissertation focused on the chip-last method of embedding chips within cavities in organic packages and addressed the challenges for preserving power integrity in such packages. The challenges associated with electromagnetic coupling in packages when chips are embedded within the substrate layers are identified, analyzed and demonstrated. The presence of the chip embedded within the package introduces new interaction mechanisms between the chip and package that have not been encountered in conventional packages with surface mounted chips. It is of significant importance to understand the chip-package interaction mechanisms, for ensuring satisfactory design of systems with embedded actives. The influence of the electromagnetic coupling from the package on the bulk substrate and bond-pads of the embedded chip are demonstrated. Solutions that remedy the noise coupling using Electromagnetic Band-Gap structures (EBGs) along with design methodologies for their efficient implementation in multilayer packages are proposed. This dissertation presents guidelines for designing efficient power distribution networks in multilayer packages with embedded chips.
|
Page generated in 0.1197 seconds