• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 604
  • 245
  • 82
  • 58
  • 35
  • 32
  • 23
  • 13
  • 9
  • 6
  • 4
  • 4
  • 3
  • 3
  • 2
  • Tagged with
  • 1354
  • 518
  • 517
  • 485
  • 298
  • 278
  • 237
  • 228
  • 187
  • 147
  • 144
  • 106
  • 96
  • 93
  • 87
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
101

CMOS-compatible zero-mask one time programmable (OTP) memory design /

Chan, Wan Tim. January 2008 (has links)
Thesis (M.Phil.)--Hong Kong University of Science and Technology, 2008. / Includes bibliographical references (leaves 76-78). Also available in electronic version.
102

Process development of an analog/digital mixed-mode BiCMOS system at RIT /

Hirschman, Karl D. January 1992 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 1992. / Spine title: Process development of a BiCMOS system. Typescript. Includes bibliographical references (leaf 108).
103

Development of a modular 2-micron BiCMOS process from an existing 2-micron n-well CMOS process /

Guidash, R. Michael. January 1991 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 1991. / Typescript. Includes bibliographical references (leaves 71-74).
104

An integrated BiCMOS driver chip for medium power applications /

Ting, Goodwin. January 1991 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 1991. / Typescript. Includes bibliographical references (leaves 144-150).
105

A parameterized CMOS standard cell library and a full 8-bit grey scale morphological array processor /

Rubin, Lawrence H. January 1991 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 1991. / Folded layout map located in back pocket of book. Typescript. Includes bibliographical references (leaf 67).
106

Simulation based power estimation for digital CMOS technologies

Alexander, Jins Davis. Agrawal, Vishwani D., January 2008 (has links)
Thesis--Auburn University, 2008. / Abstract. Vita. Includes bibliographical references (p. 69-74).
107

A high frequency receive equalizer /

Abbott, Justin, January 1900 (has links)
Thesis (M.App.Sc.) - Carleton University, 2005. / Includes bibliographical references (p. 80-81). Also available in electronic format on the Internet.
108

Fault simulation for stuck-open faults in CMOS combinational circuits

Su, Lang. January 1993 (has links)
Thesis (M.S.)--Ohio University, March, 1993. / Title from PDF t.p.
109

Linearization and applications of the CMOS quad /

Acharya, Venkatesh B., January 2009 (has links)
Thesis (Ph.D.)--University of Texas at Dallas, 2009. / Includes vita. Includes bibliographical references (leaves 132-138)
110

Hierarchical test generation for CMOS circuits /

Bollinger, S. Wayne, January 1992 (has links)
Thesis (Ph. D.)--Virginia Polytechnic Institute and State University, 1992. / Vita. Abstract. Includes bibliographical references (leaves 160-168). Also available via the Internet.

Page generated in 0.0679 seconds