Spelling suggestions: "subject:"converters"" "subject:"konverters""
1 |
Digital vector control of forced-commutated cycloconverter drives張華, Zhang, Hua. January 1994 (has links)
published_or_final_version / Electrical and Electronic Engineering / Doctoral / Doctor of Philosophy
|
2 |
Holographic evaluation of fiber optics image transfer characteristicsRemijan, Paul W. (Paul Walter), 1945- January 1971 (has links)
No description available.
|
3 |
An analysis of the effect of helium on the performance of a cesiated thermionic diodeDick, Reay Stewart, 1948- January 1972 (has links)
No description available.
|
4 |
Digital vector control of forced-commutated cycloconverter drives /Zhang, Hua. January 1994 (has links)
Thesis (Ph. D.)--University of Hong Kong, 1995. / Includes bibliographical references.
|
5 |
Implementing and simulating low frequency inverters using high frequency transformers and devicesAbou-Fakher, Yehia January 1997 (has links)
No description available.
|
6 |
Vervaardiging van beeldversterkerbuise : 'n eksperimentele ondersoek na sommige van die tegnologiese aspekteVan Huyssteen, Coenrad Felix 14 May 2014 (has links)
Ph.D.
|
7 |
Design, construction and testing of a reduced-scale cascaded multi-level converterCrowe, Robert A. 06 1900 (has links)
Approved for public release; distribution is unlimited / The main focus in the design of the next generation combatant, DD(X), is the US Navy's proposed Integrated Power System (IPS) which includes an all-electric propulsion drive system. The reduction of current waveform harmonics is critical in combatant propulsion systems such as the IPS. One method of reducing the current harmonics is to utilize a multilevel converter topology. The multi-level converter, as compared to a standard converter, features low dv/dt losses and low switching losses. This thesis examines the design, construction and testing of two multi-level converters operated in tandem, called a Cascaded Multi-Level Converter (CMLC). A digital logic switching circuit is designed and constructed to control the CMLC during the operational testing phase. The CMLC is demonstrated in a three-phase high-voltage configuration with 178.5 V zero-to-peak voltage, 2.10 A zero-to-peak current achieved using an R-L load. / Lieutenant Commander, United States Navy
|
8 |
Design, construction and testing of a reduced-scale cascaded multi-level converter /Crowe, Robert A. January 2003 (has links) (PDF)
Thesis (M.S. in Electrical Engineering)--Naval Postgraduate School, June 2003. / Thesis advisor(s): Robert W. Ashton, John G. Ciezki, Douglas J. Fouts. Includes bibliographical references (p. 125-126). Also available online.
|
9 |
Achieving high speed, high precision A/D conversion using nonlinearity correctionSculley, Terry Lee 08 1900 (has links)
No description available.
|
10 |
High voltage resonant self-tracking current-fed converter a thesis /McClusky, Scott Logan. Taufik. January 1900 (has links)
Thesis (M.S.)--California Polytechnic State University, 2010. / Title from PDF title page; viewed on May 3, 2010. Major professor: Taufik, Ph.D. "Presented to the faculty of California Polytechnic State University, San Luis Obispo." "In partial fulfillment of the requirements for the degree [of] Master of Science in Electrical Engineering." "March 2010." Includes bibliographical references (p. 130-135).
|
Page generated in 0.0712 seconds