No description available.

No description available.

In classical Additive Synthesis (AS), the output signal is the sum of a large number of independently controllable sinusoidal partials. The advantages of AS for music synthesis are well known as is the high computational cost. This thesis is concerned with the computational optimisation of AS by multirate DSP techniques. In note-based music synthesis, the expected bounds of the frequency trajectory of each partial in a finite lifecycle tone determine critical time-invariant partial-specific sample rates which are lower than the conventional rate (in excess of 40kHz) resulting in computational savings. Scheduling and interpolation (to suppress quantisation noise) for many sample rates is required, leading to the concept of Multirate Additive Synthesis (MAS) where these overheads are minimised by synthesis filterbanks which quantise the set of available sample rates. Alternative AS optimisations are also appraised. It is shown that a hierarchical interpretation of the QMF filterbank preserves AS generality and permits efficient context-specific adaptation of computation to required note dynamics. Practical QMF implementation and the modifications necessary for MAS are discussed. QMF transition widths can be logically excluded from the MAS paradigm, at a cost. Therefore a novel filterbank is evaluated where transition widths are physically excluded. Benchmarking of a hypothetical orchestral synthesis application provides a tentative quantitative analysis of the performance improvement of MAS over AS. The mapping of MAS into VLSI is opened by a review of sine computation techniques. Then the functional specification and high-level design of a conceptual MAS Coprocessor (MASC) is developed which functions with high autonomy in a loosely-coupled master- slave configuration with a Host CPU which executes filterbanks in software. Standard hardware optimisation techniques are used, such as pipelining, based upon the principle of an application-specific memory hierarchy which maximises MASC throughput.

No description available.

The use of two dimensional (2D) digital filters for real-time 2D data processing has found important practical applications in many areas, such as aerial surveillance, satellite imaging and pattern recognition. In the case of military operations, real-time image pro-cessing is extensively used in target acquisition and tracking, automatic target recognition and identi cation, and guidance of autonomous robots. Furthermore, equal opportunities exist in civil industries such as vacuum cleaner path recognition and mapping and car collision detection and avoidance. Many of these applications require dedicated hardware for signal processing. It is not efficient to implement 2D digital filters using a single processor for real-time applications due to the large amount of data. A multiprocessor implementation can be used in order to reduce processing time. Previous work explored several realizations of 2D denominator separable digital filters with minimal throughput delay by utilizing parallel processors. It was shown that regardless of the order of the filter, a throughput delay of one adder and one multiplier can be achieved. The proposed realizations have high regularity due to the nature of the processors. In this thesis, all four realizations are implemented in a Field Programming Gate Array (FPGA) with floating point adders, multipliers and shift registers. The implementation details and design trade-offs are discussed. Simulation results in terms of performance, area and power are compared. From the experimental results, realization four is the ideal candidate for implementation on an Application Specific Integrated Circuit (ASIC) since it has the best performance, dissipates the lowest power, and uses the least amount of logic when compared to other realizations of the same filter size. For a filter size of 5 by 5, realization four can produce a throughput of 16.3 million pixels per second, which is comparable to realization one and about 34% increase in performance compared to realization one and two. For the given filter size, realization four dissipates the same amount of dynamic power as realization one, and roughly 54% less than realization three and 140% less than realization two. Furthermore, area reduction can be applied by converting floating point algorithms to fixed point algorithms. Alternatively, the denormalization and normalization stage of the floating point pipeline can be eliminated and fused together in order to save hardware resources.

Thesis (M. Eng.)--Carleton University, 2001. / Includes bibliographical references (p. 95-97). Also available in electronic format on the Internet.

Coherent communication systems became practical with the advent of integrated electronic circuits capable of supporting Digital Signal Processing (DSP) at speeds compatible with line rates. Much of the complexity and expense of the functions required in a coherent receiver to compensate for optical channel uncertainties and impairments could be transferred to DSP algorithms. The aim of the research presented in this thesis is to develop radical breakthrough DSP algorithms and design new architectures for the digital coherent optical receiver within the RF-Cité system and optical fiber network supported distributed millimeter wave wireless antenna system. The model of an optical channel is fundamental for understanding phase and polarization drift, chromatic dispersion, polarization mode dispersion and other drawbacks of the fiber optic systems in order for the signal processing algorithm to compensate these effects. In this thesis firstly an evaluation of the optical channel model that accurately describes the single mode fiber as a coherent transmission medium is reviewed through analytical, numerical and experimental analysis. Secondly, an original approach to the design of a digital coherent optical receiver is proposed which can adapt to random time-varying state of polarization (SOP) for both the local oscillator and signal. To address the problem, two different methods of polarization diverse recovery of the modulation with carrier phase estimation and elimination of sign ambiguity are performed and verified by numerical simulations. The results show the accurate recovery of the modulation and error-free constellation demodulation. Furthermore, inspired by former investigations, the theoretical analysis of a novel microwave photonic integrated circuit (MPIC) implementations of various building blocks used within the RF-Cité architecture is presented. The application of the proposed circuit in RoF systems is demonstrated by computer simulations using the Virtual Photonics Inc. software and OptiSuite packages. The performance of the proposed MPIC in a RoF system is assessed through advance modulation format techniques that have been employed in many wireless communication standards owing to their high spectral efficiency. In the DSP module, delay compensation is applied to synchronize the received signal, and the system performance is evaluated by measuring the error vector magnitude of the received signal using single-mode fiber. This scheme removes the temperature control requirement; an undesirable feature in terms of energy consumption considerations. Also, a modified polarization demultiplexing algorithm is employed to classify the input polarizations that transmit two independent channels that are mixed randomly as the light is propagating in the optical fiber. This novel technique enables blind algorithms to accurately track polarization channel alignment, through achieving accurate polarization de-multiplexing obtained by numerical simulations and experiments.

The correlator is a key component of the digital backend of a modern radio telescope array. The 64 antenna MeerKAT telescope has an FX architecture correlator consisting of 64 F-Engines and 256 X-Engines. These F- and X-Engines are all hosted on 128 custom designed FPGA processing boards. This custom board is known as a SKARAB. One SKARAB X-Engine board hosts four logical X-Engines. This SKARAB ingests data at 27.2 Gbps over a 40 GbE connection. It correlates this data in real time. GPU technology has improved significantly since SKARAB was designed. GPUs are now becoming viable alternatives to FPGAs in high performance streaming applications. The objective of this dissertation is to investigate how to build a GPU drop-in replacement X-Engine for MeerKAT and to compare this implementation to a SKARAB X-Engine. This includes the construction and analysis of a prototype GPU X-Engine. The 40 GbE ingest, GPU correlation algorithm and the software pipeline framework that links these two together were identified as the three main sub-systems to focus on in this dissertation. A number of different tools implementing these sub-systems were examined with the most suitable ones being chosen for the prototype. A prototype dual socket system was built that could process the equivalent of two SKARABs worth of X-Engine data. This prototype has two 40 GbE Mellanox NICS running the SPEAD2 library and a single Nvidia GeForce 1080Ti GPU running the xGPU library. A custom pipeline framework built on top of the Intel Threaded Building Blocks (TBB) library was designed to facilitate the ow of data between these sub-systems. The prototype system was compared to two SKARABs. For an equivalent amount of processing, the GPU X-Engine cost R143 000 while the two SKARABs cost R490 000. The power consumption of the GPU X-Engine was more than twice that of the SKARABs (400W compared 180W), while only requiring half as much rack space. GPUs as X-Engines were found to be more suitable than FPGAs when cost and density are the main priorities. When power consumption is the priority, then FPGAs should be used. When running eight logical X-Engines, 85% of the prototype's CPU cores were used while only 75% of the GPU's compute capacity was utilised. The main bottleneck on the GPU X-Engine was on the CPU side of the server. This report suggests that the next iteration of the system should offload some CPU side processing to the GPU and double the number of 40 GbE ports. This could potentially double the system throughput. When considering methods to improve this system, an FPGA/GPU hybrid X-Engine concept was developed that would combine the power saving advantage of FPGAs and the low cost to compute ratio of GPUs.

This thesis presents a linear phase finite impulse response filter implementation developed on a custom computing platform called WILDFORCE. The work has been motivated by ways to off-load intensive computing tasks to hardware for indoor communications channel modeling. The design entails complex convolution filters with customized lengths that can support channel impulse response profiles generated by SIRCIM. The paper details the partitioning for a fully pipelined convolution algorithm onto field programmable gate arrays through VHDL synthesis. Using WILDFORCE, the filter can achieve calculations at 160 MFLOPs/s. / Master of Science

<p> The experimental technique of measuring the degree of polarization of photoluminescence is studied. Digital signal processing techniques are applied to characterize the spectrum of the experiment and optimize its configuration for accuracy and precision. Digital phase sensitive detection is analyzed and the design of a digital lock-in amplifier is presented. Mechanical frequency modulation of the photoluminescence is reported and a physical model is presented. Procedures for enhancing measurements are stated with a reduction in noise levels of approximately 50% reported. </p> / Thesis / Master of Applied Science (MASc)