In video transmission there is a need to compose a wide-band signal from a numberof narrow-band sub-signals. A flexible solution offers the possibility to place any narrow-band sub-signal anywhere in the wide-band signal, making better use of the frequency space of the wide-band signal. A multi-standard supportive solution will also consider the three standard bandwidths of digital and analog video transmissions, both terrestrial and cable (6; 7 and 8 MHz), in use today. This thesis work will study the efficiency of a flexible aggregation solution, in terms of computational complexity and error vector magnitude (EVM). The solution uses oversampled complex modulated filter banks and inner channelizers, to reduce the total workload on the system. Each sub-signal is channelized through an analysis filter bank and together all channelized sub-signals are aggregated through one synthesis filter bank to form the wide-band composite signal. The EVM between transmitted and received sub-signals are investigated for an increasing number of sub-signals. The solution in this thesis work is performing good for the tested number of up to 100 narrow-band sub-signals. The result indicates that the multi-standard flexible aggregation solution is efficient for an increasing number of transmitted sub-signals.

<div>Electrical nerve stimulation (ENS) is an emerging therapy for many neurological disorders. Compared with conventional one-way stimulations, closed-loop ENS approaches increase the stimulation efficacy and minimize patient's discomfort by constantly adjusting the stimulation parameters according to the feedback biomarkers from patients. Wireless neurostimulation devices capable of both stimulation and telemetry of recorded physiological signals are welcome for closed-loop ENS systems to improve the quality and reduce the costs of treatments, and real-time digital signal processing (DSP) engines processing and extracting features from recorded signals can reduce the data transmission rate and the resulting power consumption of wireless devices. Electrically-evoked compound action potential (ECAP) is an objective measure of nerve activity and has been used as the feedback biomarker in closed-loop ENS systems including neural response telemetry (NRT) systems and a newly proposed autonomous nerve control (ANC) platform. It's desirable to design a DSP engine for real-time processing of ECAP in closed-loop ENS systems. </div><div><br></div><div>This thesis focuses on developing the DSP architecture for real-time processing of ECAP, including stimulus artifact rejection (SAR), denoising, and extraction of nerve fiber responses as biomedical features, and its VLSI implementation for optimal hardware costs. The first part presents the DSP architecture for real-time SAR and denoising of ECAP in NRT systems. A bidirectional-filtered coherent averaging (BFCA) method is proposed, which enables the configurable linear-phase filter to be realized hardware efficiently for distortion-free filtering of ECAPs and can be easily combined with the alternating-polarity (AP) stimulation method for SAR. Design techniques including folded-IIR filter and division-free averaging are incorporated to reduce the computation cost. The second part presents the fiber-response extraction engine (FREE), a dedicated DSP engine for nerve activation control in the ANC platform. FREE employs the DSP architecture of the BFCA method combined with the AP stimulation, and the architecture of computationally efficient peak detection and classification algorithms for fiber response extraction from ECAP. FREE is mapped onto a custom-made and battery-powered wearable wireless device incorporating a low-power FPGA, a Bluetooth transceiver, a stimulation and recording analog front-end and a power-management unit. In comparison with previous software-based signal processing, FREE not only reduces the data rate of wireless devices but also improves the precision of fiber response classification in noisy environments, which contributes to the construction of high-accuracy nerve activation profile in the ANC platform. An application-specific integrated circuit (ASIC) version of FREE is implemented in 180-nm CMOS technology, with total chip area and core power consumption of 19.98 mm² and 1.95 mW, respectively. </div><div><br></div>