• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 23
  • 13
  • 2
  • 1
  • Tagged with
  • 42
  • 42
  • 42
  • 17
  • 12
  • 12
  • 10
  • 9
  • 9
  • 8
  • 8
  • 8
  • 6
  • 6
  • 6
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
21

Investigation of Photodetector Optimization in Reducing Power Consumption by a Noninvasive Pulse Oximeter Sensor

Pujary, Chirag Jayakar 16 January 2004 (has links)
Noninvasive pulse oximetry represents an area of potential interest to the army, because it could provide cost-effective, safe, fast and real-time physiological assessment in a combat injured soldier. Consequently, there is a need to develop a reliable, battery-powered, wearable pulse oximeter to acquire and process photoplethysmographic (PPG) signals using an optimized sensor configuration. A key requirement in the optimal design of a wearable wireless pulse oximeter is low power management without compromising signal quality. This research investigated the advantage gained by increasing the area of the photodetector and decreasing the light emitting diode (LED) driving currents to reduce the overall power requirement of a reflectance mode pulse oximeter sensor. In vitro and preliminary in vivo experiments were conducted to evaluate a multiple photodetector reflectance sensor setup to simulate a varying detection area. It was concluded that a reflection pulse oximeter sensor employing a large area photodetector is preferred over a similar transmission type sensor for extending the battery life of a wireless pulse oximeter intended for future telemedicine applications.
22

Optimizing performance/watt of embedded SIMD multiprocessors through a priori application guided power scheduling

Albright, Ryan K. 20 April 2012 (has links)
A method for improving performance/watt of an embedded single-instruction multiple-data (SIMD) architecture using application-guided a priori scheduling of hardware resources is presented. A multi-core architectural simulator is adopted that accurately estimates power, performance, and utilization of various processor components (logic, interconnect and memory). A greedy search is then performed on each algorithm block of a signal processing chain in order to schedule each component's throughput and power. The proposed software-directed hardware rebalancing, applied to a typical electroencephalography (EEG) filtering chain, is analyzed for two different SIMD architectures. The first, representing a super V[subscript th] processor demonstrates a 51%-86% improvement in performance/watt at 1%-10% throughput reduction using block level or algorithm level a priori scheduling. The second architecture used is Synctium, a near V[subscript th] processor which demonstrates 50%-99% performance/watt improvement across the same throughput reduction range and optimization techniques. / Graduation date: 2012
23

A resource-constrained scheduling scheme that considers resources operating at multiple voltages and register assignment

Lee, Chee 30 May 2003 (has links)
Power and timing requirements are becoming more and more stringent as applications move from less mobile devices to more mobile ones. As such, it is important to optimize these applications as much as possible in order to provide the best solution that is low power and low latency. Although there are many different techniques to achieve a low power, low latency solution, this thesis focuses specifically on low power scheduling at the behavioral level where resource-constrained scheduling is the technique of choice since it directly considers the resource limitations of mobile devices. Conventional resource-constrained scheduling schemes are concerned with minimizing the latency or improving the speed of an algorithm--represented by a data flow graph (DFG)--given a limitation on resources. However, these conventional resource-constrained scheduling schemes are no longer applicable since power has grown to be a major issue, especially in mobile devices. Hence, the conventional resource-constrained scheduling schemes gave way to current resource-constrained scheduling schemes that utilize multiple voltages, which work to find a balance between speed and power. These current multiple voltage schemes use various techniques to balance and meet the speed and power requirements. But while they do a good job of meeting these requirements, they fail to address a new issue that is beginning to surface the number of memory registers needed. Therefore, to address this new arising issue, this paper presents a novel resource-constrained scheduling scheme that balances the speed, power, and register requirements. This algorithm is compared to both a conventional resource-constrained scheduling scheme and a current resource-constrained scheduling scheme with multiple voltages to show that it performs better in finding a scheduling solution. Benchmark results show that, on average, our algorithm has a better power savings while keeping the maximum number of registers needed and the latency low compared to conventional resource-constrained scheduling schemes and current resource-constrained scheduling schemes utilizing just multiple voltages. / Graduation date: 2004
24

Design techniques for low-voltage analog-to-digital converter

Chang, Dong-Young 15 November 2002 (has links)
Continuous process scale-down and emerging markets for low-power/low-voltage mobile systems call for low-voltage analog integrated circuits. Switched-capacitor circuits are the building blocks for analog signal processing and will encounter severe overdrive problems when operating at low-voltage conditions. There are several well-known techniques to bypass the problem. These approaches include: (1) The clock boosting schemes (e.g. 2VDD clock signal) which cannot be used in submicron low-voltage CMOS processes as gate oxide can only tolerate the technology's maximum voltage (VDD). (2) The use of scaled/lower threshold transistors, which are not always scalable to very low voltage supplies as it could suffer from an unacceptable amount of leakage current (e.g. the switch may not be fully turned off). (3) The use of bootstrapped clocking, which has added loading and possible reliability issues. (4) The switched-opamp (SO) technique which is fully compatible with low-voltage submicron CMOS processes but the operating speed limited due to slow transients from the opamp being switched off and on. In this thesis, the Opamp-Reset Switching Technique (ORST) topology is proposed for low-voltage operation. Instead of opamps being turned on and off as in the switched-opamp technique, the sourcing amplifier is placed in the unity-gain reset configuration to provide reset level at the output. In this way, high-speed operation is possible. The technique is applied to two ADCs as examples of low-voltage design. The first design is a 10-bit 25MSPS pipelined ADC using pseudo-differential structure. It is fabricated in a 0.35-��m CMOS process. It operates at 1.4V and consumes 21mW of total power. The second design is a two-stage algorithmic ADC with highly linear input sampling circuit. In addition to the low-voltage design techniques used in the pipelined ADC, radix-based digital calibration technique for multi-stage ADC is also proposed. The ADC uses a 0.18-��m CMOS technology. It operates at 0.9V supply with total power consumption of 9mW. Experimental results show that the proposed calibration technique reduces spurious free dynamic range from 47dB to 75dB and improves signal-to-noise and distortion ratio from 40dB to 55dB after calibration. / Graduation date: 2003
25

A DC-DC converter architecture for low-power, high-resistance thermoelectric generators for use in body-powered designs

Miller, Brian A. 27 February 2013 (has links)
This thesis presents a low power DC-DC converter suitable for harvesting energy from high impedance thermoelectric generators (TEGs) for the use in body powered electronics. The chip has been fabricated in a 130nm CMOS technology. To meet the power demands of body powered networks, a novel dual-path architecture capable of efficiently harvesting power at levels below 5 μW has been developed. To control the converter, a low power control loop has been developed. The control loop features a low-power clock and a pulse counting system that is capable of matching the converter impedance with high impedance TEGs. The system consumes less than 900nW of quiescent power and maintains an efficiency of 68% for a load of 5 μW. / Graduation date: 2013
26

Sleepy Stack: a New Approach to Low Power VLSI and Memory

Park, Jun Cheol 19 July 2005 (has links)
New low power solutions for Very Large Scale Integration (VLSI) are proposed. Especially, we focus on leakage power reduction. Although neglected at 0.18u technology and above, leakage power is nearly equal to dynamic power consumption in nanoscale technology, e.g., 0.07u. We present a novel circuit structure, we call it sleepy stack, which is a combination of two well-known low-leakage techniques: the forced stack and sleep transistor techniques. Unlike the forced stack technique, the sleepy stack technique can utilize high-Vth transistors without incurring a large delay increase. Also, unlike the sleep transistor technique, the sleepy stack technique can retain exact logic state while achieving similar leakage power savings. In short, our sleepy stack structure achieves ultra-low leakage power consumption while retaining logic state. We apply the sleepy stack technique to both generic logic circuits as well as SRAM. At 0.07u technology, the sleepy stack logic circuits achieves up to 200X leakage reduction compared the forced stack technique with small (under 7%) delay variations and 51~118% area overheads. The sleepy stack SRAM cell with 1.5xVth achieves 5X leakage reduction with 32% delay increase or 2.49X leakage reduction without delay increase compared to the high-Vth SRAM cell. As such, the sleepy stack technique can be applicable to a design that requires ultra-low leakage power with quick response time while paying area and delay cost. We also propose a new low power architectural technique named Low-Power Pipelined Cache (LPPC). Although a conventional pipelined cache is mainly used to reduce cache access time, we lower supply voltage of cache using LPPC to save dynamic power. We achieve 20.43% processor dynamic energy savings with 4.14% execution cycle increase using 2-stage low-Vdd LPPC. Furthermore, we apply LPPC to the sleepy stack SRAM. The sleepy stack pipelined SRAM achieves 17X leakage power reduction while increasing execution time by 4% on average. Although this combined technique increases active power consumption by 33%, this technique is well suited for the system that spends most of its time in sleep mode.
27

Power management of power electronics interfaced low-voltage microgrid in islanding operation

Li, Yan Unknown Date
No description available.
28

A comparative study of adiabatic circuit techniques towards asynchronous adiabatic systems /

Arsalan, Muhammad, January 1900 (has links)
Thesis (M. App. Sc.)--Carleton University, 2004. / Includes bibliographical references. Also available in electronic format on the Internet.
29

Energy efficient digital baseband modulator for cable terminal systems targeted on field programmable gate array /

Wang, Feng. January 2004 (has links)
Thesis (M.S.)--Ohio University, June, 2004. / Includes bibliographical references (p. 99-100).
30

Power management of power electronics interfaced low-voltage microgrid in islanding operation

Li, Yan. January 2010 (has links)
Thesis (M.Sc.)--University of Alberta, 2010. / A thesis submitted to the Faculty of Graduate Studies and Research in partial fulfillment of the requirements for the degree of Master of Science in Power Engineering and Power Electronics, Department of Electrical and Computer Engineering. Title from pdf file main screen (viewed on June 13, 2010). Includes bibliographical references.

Page generated in 0.0513 seconds