• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 32
  • 4
  • 4
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • Tagged with
  • 37
  • 37
  • 18
  • 13
  • 12
  • 8
  • 8
  • 7
  • 7
  • 7
  • 7
  • 6
  • 6
  • 6
  • 6
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
11

Electroabsorption-modulator based clock recovery circuit for high-speed optical non-return-to-zero (NRZ) signals /

Kwan, Man Ho. January 2005 (has links)
Thesis (M.Phil.)--Hong Kong University of Science and Technology, 2005. / Includes bibliographical references (leaves 80-82). Also available in electronic version.
12

Rewired retiming for flip-flop reduction and low power without delay penalty.

January 2009 (has links)
Jiang, Mingqi. / Thesis (M.Phil.)--Chinese University of Hong Kong, 2009. / Includes bibliographical references (leaves [49]-51). / Abstract also in Chinese. / Abstract --- p.i / Acknowledgement --- p.iii / Chapter 1 --- Introduction --- p.1 / Chapter 2 --- Rewiring Background --- p.4 / Chapter 2.1 --- REWIRE --- p.6 / Chapter 2.2 --- GBAW --- p.7 / Chapter 3 --- Retiming --- p.9 / Chapter 3.1 --- Min-Clock Period Retiming --- p.9 / Chapter 3.2 --- Min-Area Retiming --- p.17 / Chapter 3.3 --- Retiming for Low Power --- p.18 / Chapter 3.4 --- Retiming with Interconnect Delay --- p.22 / Chapter 4 --- Rewired Retiming for Flip-flop Reduction --- p.26 / Chapter 4.1 --- Motivation and Problem Formulation --- p.26 / Chapter 4.2 --- Retiming Indication --- p.29 / Chapter 4.3 --- Target Wire Selection --- p.31 / Chapter 4.4 --- Incremental Placement Update --- p.33 / Chapter 4.5 --- Optimization Flow --- p.36 / Chapter 4.6 --- Experimental Results --- p.38 / Chapter 5 --- Power Analysis for Rewired Retiming --- p.41 / Chapter 5.1 --- Power Model --- p.41 / Chapter 5.2 --- Experimental Results --- p.44 / Chapter 6 --- Conclusion --- p.47 / Bibliography --- p.50
13

Comparison and impact of substrate noise due to clocked and clockless circuitry /

Le, Jim K. January 1900 (has links)
Thesis (M.S.)--Oregon State University, 2007. / Printout. Includes bibliographical references (leaves 53-54). Also available on the World Wide Web.
14

Effects of interference on carrier tracking in fading and symbol synchronization

Emad, Amin. January 2009 (has links)
Thesis (M. Sc.)--University of Alberta, 2009. / Title from PDF file main screen (viewed on Dec. 14, 2009). "A thesis submitted to the Faculty of Graduate Studies and Research in partial fulfillment of the requirements for the degree of Master of Science, Department of Electrical and Computer Engineering, University of Alberta." Includes bibliographical references.
15

Demodulation and symbol timing recovery in software radio

Wu, Yik-chung., 胡奕聰. January 2000 (has links)
published_or_final_version / abstract / toc / Electrical and Electronic Engineering / Master / Master of Philosophy
16

A study of time amplifiers and time-to-voltage converters for data conversion applications

Hong, Sung-Min, January 1900 (has links)
Thesis (M.Eng.). / Written for the Dept. of Electrical & Computer Engineering. Title from title page of PDF (viewed 2008/05/13). Includes bibliographical references.
17

Timing synchronization algorithm design for MB-OFDM UWB systems /

Zhang, Lu. January 2008 (has links)
Thesis (M.Phil.)--Hong Kong University of Science and Technology, 2008. / Includes bibliographical references (p. 59-63). Also available in electronic version.
18

Clock and data recovery circuits

Zhang, Ruiyuan, January 2004 (has links) (PDF)
Thesis (Ph. D.)--Washington State University. / Includes bibliographical references.
19

A wireless clock distribution system using an external antenna

Li, Ran. January 2005 (has links)
Thesis (Ph. D.)--University of Florida, 2005. / Title from title page of source document. Document formatted into pages; contains 143 pages. Includes vita. Includes bibliographical references.
20

CMOS intra-chip wireless clock distribution

Guo, Xiaoling. January 2005 (has links)
Thesis (Ph. D.)--University of Florida, 2005. / Title from title page of source document. Document formatted into pages; contains 139 pages. Includes vita. Includes bibliographical references.

Page generated in 0.0469 seconds