NDLTD Global ETD Search
  • Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 143
  • 46
  • 22
  • 18
  • 18
  • 18
  • 18
  • 18
  • 18
  • 6
  • 4
  • 1
  • 1
  • 1
  • Tagged with
  • 243
  • 243
  • 243
  • 243
  • 222
  • 222
  • 92
  • 70
  • 58
  • 34
  • 31
  • 26
  • 24
  • 23
  • 23
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.

Search results

Showing 61 to 70 of 243 (0.1 seconds)

Spelling suggestions: "subject:"very large scale integration"" "subject:"nery large scale integration""

61

Design and VLSI implementation of multirate filter banks

Abdel-Raheem, Esam Mostafa M. 10 April 2015 (has links)
Graduate
integrated circuits
very large scale integration
array processors
signal processing
62

Synthesis of biological vision models using analog VLSI / Alireza Moini.

Moini, Alireza January 1997 (has links)
Bibliography: leaves 195-210. / xviii, 210 leaves : ill. ; 30 cm. / Title page, contents and abstract only. The complete thesis in print form is available from the University Library. / A systematic view of all design levels, from the pixie level to the architectural level of vision chips. Important issues in the design of analog VLSI (AVLSI) vision chips, including mismatch and digital noise are addressed. / Thesis (Ph.D.)--University of Adelaide, Dept. of Electrical and Electronic Engineering, 1998
621.399 21
Computer vision.
63

Passivity checking and enforcement in VLSI model reduction exercise

Liu, Yansong. January 2008 (has links)
Thesis (M. Phil.)--University of Hong Kong, 2008. / Includes bibliographical references (leaf 95-101) Also available in print.
64

Another approach to PLA folding

Tan, Chong Guan January 1985 (has links)
No description available.
Programmable array logic.
65

An efficient single-latch scan-design scheme/

Panda, Uma R. January 1985 (has links)
No description available.
Logic circuits -- Testing.
66

A linear unification processor /

Hum, Herbert Hing-Jing January 1987 (has links)
No description available.
Microprocessors -- Programming
67

Unsorted VLSI dictionary machines

Somani, Arun K. (Arun Kumar) January 1983 (has links)
No description available.
Data dictionaries.
Algorithms.
68

A MOS delay model for switch-level simulation /

Peckel, Marcos David. January 1985 (has links)
No description available.
Simulation methods
Electronic circuits
69

A cluster-proof approach to yield enhancement of large area binary tree architectures /

Howells, Michael C. January 1987 (has links)
No description available.
Fault-tolerant computing
70

Timing analysis for MOSFETS, an integrated approach

Dagenais, Michel R. January 1987 (has links)
No description available.

Page generated in 0.1041 seconds