1 |
Analysis and Implementation of a Digital Filter for Wire GuidanceTunströmer, Anders January 2011 (has links)
This master thesisinvestigates the possibilities to implement a digital filter for wire guidancein a truck. The analog circuits in the truck, today, are analyzed to understandtheir signal processing. The component MAX261 is especially interesting and itis analyzed in a special Section to make sure that all needed details, todevelop a digital filter, are available. When all theoretical calculation wasfinished, all the circuits were simulated to make sure that the calculationsare correct. The digital filter is based onan analog filter which is expensive and not so easy to purchase. A requirementspecification was developed by analysis of the properties of the analog filterand how it is currently used. The analog filter is a part of a chain of analogsignal processing which mostly can be performed digitally instead. The special type of the analogfilter makes the requirements, on the digital filter, very tough and anextensive analysis of digital filter structures was performed in order to finda suitable filter. The digital filter is of WDF (Wave Digital Filter)-type andit is very special, because it has two variable coefficients, one for thesteepness and one for the center frequency. The digital filter consists of anumber of first order filters, because a higher order filter with desiredproperties has coefficient values that are large which makes the stabilityproperties worse. The best type ofimplementation of this filter and the signal processing are also analyzed.Finally, a prototype was developed on a development board where the maincomponent is a DSP (Digital Signal Processor). The program for the prototype iswritten in C-code and the performance of the system was verified by differenttests and measurements.
|
2 |
Implementation of digit-serial filtersKarlsson, Magnus January 2005 (has links)
In this thesis we discuss the design and implementation of Digital Signal Processing (DSP) applications in a standard digital CMOS technology. The aim is to fulfill a throughput requirement with lowest possible power consumption. As a case study a frequency selective filter is implemented using a half-band FIR filter and a bireciprocal Lattice Wave Digital Filter (LWDF) in a 0.35 µm CMOS process. The thesis is presented in a top-down manner, following the steps in the topdown design methodology. This design methodology, which has been used for bit-serial maximally fast implementations of IIR filters in the past, is here extended and applied for digit-serial implementations of recursive and non-recursive algorithms. Transformations such as pipelining and unfolding for increasing the throughput is applied and compared from throughput and power consumption points of view. A measure of the level of the logic pipelining is developed, i.e., the Latency Model (LM), which is used as a tuning variable between throughput and power consumption. The excess speed gained by the transformations can later be traded for low power operation by lowering the supply voltage, i.e., architecture driven voltage scaling. In the FIR filter case, it is shown that for low power operation with a given throughput requirement, that algorithm unfolding without pipelining is preferable. Decreasing the power consumption with 40, and 50 percent compared to pipelining at the logic or algorithm level, respectively. The digit-size should be tuned with the throughput requirement, i.e., using a large digit-size for low throughput requirement and decrease the digit-size with increasing throughput. In the bireciprocal LWDF case, the LM order can be used as a tuning variable for a trade-off between low energy consumption and high throughput. In this case using LM 0, i.e., non-pipelined processing elements yields minimum energy consumption and LM 1, i.e., use of pipelined processing elements, yields maximum throughput. By introducing some pipelined processing elements in the non-pipelined filter design a fractional LM order is obtained. Using three adders between every pipeline register, i.e., LM 1/3, yields a near maximum throughput and a near minimum energy consumption. In all cases should the digit-size be equal to the number of fractional bits in the coefficient. At the arithmetic level, digit-serial adders is designed and implemented in a 0.35 µm CMOS process, showing that for the digit-sizes, , the Ripple-Carry Adders (RCA) are preferable over Carry-Look-Ahead adders (CLA) from a throughput point of view. It is also shown that fixed coefficient digitserial multipliers based on unfolding of serial/parallel multipliers can obtain the same throughput as the corresponding adder in the digit-size range D = 2...4. A complex multiplier based on distributed arithmetic is used as a test case, implemented in a 0.8 µm CMOS process for evaluation of different logic styles from robustness, area, speed, and power consumption points of view. The evaluated logic styles are, non-overlapping pseudo two-phase clocked C2MOS latches with pass-transistor logic, Precharged True Single Phase Clocked logic (PTSPC), and Differential Cascade Voltage Switch logic (DCVS) with Single Transistor Clocked (STC) latches. In addition we propose a non-precharged true single phase clocked differential logic style, which is suitable for implementation of robust, high speed, and low power arithmetic processing elements, denoted Differential NMOS logic (DN-logic). The comparison shows that the two-phase clocked logic style is the best choice from a power consumption point of view, when voltage scaling can not be applied and the throughput requirement is low. However, the DN-logic style is the best choice when the throughput requirements is high or when voltage scaling is used.
|
3 |
FPGA Architectures for Fast Steerable Beam-Enhanced Digital Aperture ArraysWeesinghe Weerasinha , Sewwandi Wijayaratna 17 September 2014 (has links)
No description available.
|
Page generated in 0.0372 seconds