• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 3
  • 1
  • 1
  • Tagged with
  • 5
  • 2
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

Design of a 20MHz Transimpedance Low-pass Filter with an Adapted 3rd Order Inverse Chebyshev Response

Boakye, Emmanuel 2012 August 1900 (has links)
In Multi-Standard receivers, multiple radios co-exist in close proximity. A desired signal can be accompanied by significantly stronger out-of band interferers or blockers, which can severely degrade a receiver's sensitivity through gain compression of the blocks in the receiver chain. This work presents a new Transimpedance Amplifier (TIA) low-pass filter architecture which seeks to solve the out-of-band blocker problem of the existing architectures. A higher order filtering is embedded within the TIA in the form of an active feedback to provide more attenuation to out-of-band blockers. The active feedback circuitry feeds back an equivalent amount of current to the input node to cancel out incoming out-of-band blockers while maintaining an acceptable voltage swing at the output of the TIA. The proposed TIA filter has a channel bandwidth of 20MHz, and can processes interferers of +/- 10mA fully differential without saturating the opamps. The maximum single ended voltage swing at all the nodes is +/- 200mV. All the circuits were designed in IBM 180nm CMOS process with a supply voltage of 1.8V.
2

High Efficiency Design Techniques for Linear Power Amplifiers

January 2012 (has links)
abstract: This thesis describes the design process used in the creation of a two stage cellular power amplifier. A background for understanding amplifier linearity, device properties, and ACLR estimation is provided. An outline of the design goals is given with a focus on linearity with high efficiency. The full design is broken into smaller elements which are discussed in detail. The main contribution of this thesis is the description of a novel interstage matching network topology for increasing efficiency. Ultimately the full amplifier design is simulated and compared to the measured results and design goals. It was concluded that the design was successful, and used in a commercially available product. / Dissertation/Thesis / M.S. Electrical Engineering 2012
3

Optical Seed Development For Yb-Fiber Laser

Brutus, James G 01 January 2024 (has links) (PDF)
Master Oscillator Power Amplifiers (MOPA) are laser systems that utilize a seed and pump amplification system to boost the output power of high-quality lower power seeding signals. MOPAs can generate high gain while avoiding many of the nonlinearities that negatively affect resonance-based lasers that are known to feature higher internal intensities. Additionally, MOPAs provide an easy alternative to the construction of novel laser technologies for higher output power as they can be easily combined with existing laser sources to amplify their output power. This thesis outlines the design of an ytterbium-doped fiber laser (YDFL), featuring a MOPA architecture. The YDFL is constructed to amplify a continuous wave single mode signal, at 1064nm, from 366mW to 16.4W while maintaining high spectral purity and beam quality. This laser is being developed with the intention to seed a subsequent MOPA YDFL for amplification to 1.5kW, for use in following thermal blooming experiments. As a result, the laser being developed in this work must have high spectral purity, centered near 1064nm, and a narrow linewidth, less than 0.25nm. Methods for limiting instabilities within the MOPA amplification stages are developed and the final seed laser emission quality is demonstrated in this work.
4

Elektronický přístroj pro diferenční měření vodivosti / Electronic instrument for difference measurement of conductivity

Nevrkla, Marek January 2011 (has links)
Mensuration electrolytic conductivity liquid inevitable among fundamental chemical analyses. Problems solving in these work deal with creation measuring instrument, which will able in selected range measure conductivity solution. Use differencial measuring method. Components work is moulding and simulation electronic system. Optimalization basic involvement operational amplifier.
5

Analysis and Optimization of Graphene FET based Nanoelectronic Integrated Circuits

Joshi, Shital 05 1900 (has links)
Like cell to the human body, transistors are the basic building blocks of any electronics circuits. Silicon has been the industries obvious choice for making transistors. Transistors with large size occupy large chip area, consume lots of power and the number of functionalities will be limited due to area constraints. Thus to make the devices smaller, smarter and faster, the transistors are aggressively scaled down in each generation. Moore's law states that the transistors count in any electronic circuits doubles every 18 months. Following this Moore's law, the transistor has already been scaled down to 14 nm. However there are limitations to how much further these transistors can be scaled down. Particularly below 10 nm, these silicon based transistors hit the fundamental limits like loss of gate control, high leakage and various other short channel effects. Thus it is not possible to favor the silicon transistors for future electronics applications. As a result, the research has shifted to new device concepts and device materials alternative to silicon. Carbon is the next abundant element found in the Earth and one of such carbon based nanomaterial is graphene. Graphene when extracted from Graphite, the same material used as the lid in pencil, have a tremendous potential to take future electronics devices to new heights in terms of size, cost and efficiency. Thus after its first experimental discovery of graphene in 2004, graphene has been the leading research area for both academics as well as industries. This dissertation is focused on the analysis and optimization of graphene based circuits for future electronics. The first part of this dissertation considers graphene based transistors for analog/radio frequency (RF) circuits. In this section, a dual gate Graphene Field Effect Transistor (GFET) is considered to build the case study circuits like voltage controlled oscillator (VCO) and low noise amplifier (LNA). The behavioral model of the transistor is modeled in different tools: well accepted EDA (electronic design automation) and a non-EDA based tool i.e. \simscape. This section of the dissertation addresses the application of non-EDA based concepts for the analysis of new device concepts, taking LC-VCO and LNA as a case study circuits. The non-EDA based approach is very handy for a new device material when the concept is not matured and the model files are not readily available from the fab. The results matches very well with that of the EDA tools. The second part of the section considers application of multiswarm optimization (MSO) in an EDA tool to explore the design space for the design of LC-VCO. The VCO provides an oscillation frequency at 2.85 GHz, with phase noise of less than -80 dBc/Hz and power dissipation less than 16 mW. The second part of this dissertation considers graphene nanotube field effect transistors (GNRFET) for the application of digital domain. As a case study, static random access memory (SRAM) hs been design and the results shows a very promising future for GNRFET based SRAM as compared to silicon based transistor SRAM. The power comparison between the two shows that GNRFET based SRAM are 93% more power efficient than the silicon transistor based SRAM at 45 nm. In summary, the dissertation is to expected to aid the state of the art in following ways: 1) A non-EDA based tool has been used to characterize the device and measure the circuit performance. The results well matches to that obtained from the EDA tools. This tool becomes very handy for new device concepts when the simulation needs to be fast and accuracy can be tradeoff with. 2)Since an analog domain lacks well-design design paradigm, as compared to digital domain, this dissertation considers case study circuits to design the circuits and apply optimization. 3) Performance comparison of GNRFET based SRAM to the conventional silicon based SRAM shows that with maturation of the fabrication technology, graphene can be very useful for digital circuits as well.

Page generated in 0.0732 seconds