No description available.

A microcomputer based hardware, the Time Interval Board, was designed and the software interface control program was developed. The board measures time intervals between consecutive pulses from a discriminator output. The data is stored in on-board 16K x 16 memory. The microcomputer empties and processes the data when the on-board memory is filled. Data collection continues until the preset collection period is finished or a forced end is initiated. During this period, control is passed between the hardware and the microcomputer via the interface circuit. The designed hardware is IBM PC compatible.

published_or_final_version / Electrical and Electronic Engineering / Doctoral / Doctor of Philosophy

Hu, Yong. / Thesis submitted in: October 2007. / Thesis (M.Phil.)--Chinese University of Hong Kong, 2008. / Includes bibliographical references (p. 127-129). / Abstracts in English and Chinese. / Chapter Chapter 1. --- Introduction --- p.1 / Chapter 1.1. --- Background and Motivation --- p.1 / Chapter 1.2. --- Objectives of the Thesis --- p.3 / Chapter 1.3. --- Scope of the Thesis --- p.6 / Chapter 1.4. --- Structure of the Thesis --- p.6 / Chapter Chapter 2. --- Review of Related Technologies --- p.8 / Chapter 2.1. --- Scope and Requirements of the Supply Chain Traceability --- p.9 / Chapter 2.2. --- Automatic Identification and Data Collection Technologies --- p.14 / Chapter 2.2.1. --- Introduction to the AIDC Technologies --- p.14 / Chapter 2.2.1.1. --- The Barcode --- p.14 / Chapter 2.2.1.2. --- The Radio Frequency Identification (RFID) --- p.17 / Chapter 2.2.1.3. --- The Sensors for Food --- p.19 / Chapter 2.2.1.4. --- The Global Positioning System (GPS) --- p.23 / Chapter 2.2.2. --- Frequencies of the RFID Systems --- p.25 / Chapter 2.2.3. --- Encoding Mechanisms for the RFID Tags and Barcode Labels --- p.30 / Chapter 2.3. --- Standards and Specifications of the EPCglobal --- p.34 / Chapter 2.3.1. --- The EPCglobal Architecture Framework --- p.34 / Chapter 2.3.2. --- The EPCglobal EPCIS Specification --- p.39 / Chapter 2.3.3. --- The EPCglobal Tag Data Standards --- p.42 / Chapter 2.4. --- RFID Applications in Food Supply Chain Management --- p.43 / Chapter 2.5. --- Anti-counterfeit Technologies and Solutions --- p.45 / Chapter 2.6. --- Data Compression Algorithms --- p.47 / Chapter 2.7. --- Shelf Life Prediction Models --- p.49 / Chapter Chapter 3. --- Architecture and Scope of the Application System --- p.54 / Chapter 3.1. --- Application System Architecture --- p.54 / Chapter 3.2. --- Application System Scope --- p.55 / Chapter Chapter 4. --- The Tracking and Tracing Management Module --- p.60 / Chapter 4.1. --- Overview --- p.60 / Chapter 4.2. --- AIDC Technologies Adopted for the Traceable Items --- p.62 / Chapter 4.3. --- Mechanism to Achieve the Nested Visibility --- p.70 / Chapter 4.4. --- Information Integration in the EPCIS --- p.75 / Chapter 4.5. --- Anti-counterfeit Mechanism --- p.82 / Chapter Chapter 5. --- The Storage and Transportation Monitoring Module --- p.90 / Chapter 5.1. --- Overview --- p.90 / Chapter 5.2. --- Compression of the Sensor Data --- p.93 / Chapter 5.3. --- Management of the Sensor Data --- p.95 / Chapter 5.4. --- Responsive Warning Mechanism --- p.102 / Chapter Chapter 6. --- The Sensor Networks Enabled Assessment Module --- p.108 / Chapter 6.1. --- Overview --- p.108 / Chapter 6.2. --- Management of the Sensor Network Data --- p.110 / Chapter 6.3. --- Active Warning Mechanism --- p.114 / Chapter Chapter 7. --- Conclusions --- p.122 / Chapter 7.1. --- Contributions --- p.122 / Chapter 7.2. --- Future Work --- p.124

This thesis describes the design of a RISC architecture for high speed data acquisition. The structure of existing data acquisition systems is first examined. An instruction set is created to allow the data acquisition system to serve a wide variety of applications. The architecture is designed to allow the execution of an instruction each clock cycle. The utility of the RISC system is illustrated by implementing several representative applications. Performance of the system is analyzed and future enhancements discussed. / Graduation date: 1992

Thesis (M.S.)--Worcester Polytechnic Institute. / Keywords: DFA; fractal analysis; knee pads. Includes bibliographical references (p. 61-62).

Thesis (Ph. D.)--University of Texas at Austin, 2001. / Vita. Includes bibliographical references (leaves 175-187). Available also in a digital version from Dissertation Abstracts.

Thesis (M.S. in Information Technology Management)--Naval Postgraduate School, December 2003. / Thesis advisor(s): Nita L. Miller, Thomas J. Housel. Includes bibliographical references (p. 115-117). Also available online.

Thesis (Ph. D.)--Hong Kong University of Science and Technology, 2003. / Includes bibliographical references. Also available in electronic version. Access restricted to campus users.

Thesis (Ph. D.)--University of Washington, 2002. / Vita. Includes bibliographical references (leaves 81-85).