1 |
Wave-digital Filter Based Circuits for Beamforming and RF-FPGAsRajapaksha, Nilanka Thilina 26 June 2015 (has links)
No description available.
|
2 |
Implementering av digitalt vågfilter av Richardstyp i FPGA / Implementation of a wave digital filter of Richards'typeAndersson, Peter January 2002 (has links)
Ett digitalt vågfilter av Richardstyp har implementerats i en FPGA på ett utvecklingskort. Sampel kan skickas till filtret och mottas från filtret via serieporten på en dator. Metoden som användes är att en modell av filtret konstruerades i Simulink. Filtret har modifierats med avseende på skalning, brus och stabilitet. VHDL-koden till filtret genererades i Simulink genom att bygga modellen av Xilinx Blockset. Ytterligare VHDL-kod konstruerades för att kunna skicka sampel mellan filter och minnet på utvecklingskortet. För kommunikation mellan minnet på utvecklingskortet och dator utnyttjades färdiga lösningar. / Filtrets funktion efter implementeringen var samma som modellens byggd i Simulink. A Richards’ structure wave digital filter has been implemented on an evaluation board in an FPGA. Samples can be sent to the filter and received from the filter using the serial port of a computer. The method used is that a modell of the filter has been created in Simulink. The filter has been modified with respect to scaling, noise and stability. VHDL for the filter has been generated in Simulink by using Xilinx blockset to build the modell. Also, VHDL has been constructed to be able to send samples between the filter and the memory on the evaluationboard. For communication between the memory on the evaluationboard and the computer, existing solutions have been used. The functionality of the filter after implementation was the same as in the modell built in Simulink.
|
3 |
Analysis and Implementation of a Digital Filter for Wire GuidanceTunströmer, Anders January 2011 (has links)
This master thesisinvestigates the possibilities to implement a digital filter for wire guidancein a truck. The analog circuits in the truck, today, are analyzed to understandtheir signal processing. The component MAX261 is especially interesting and itis analyzed in a special Section to make sure that all needed details, todevelop a digital filter, are available. When all theoretical calculation wasfinished, all the circuits were simulated to make sure that the calculationsare correct. The digital filter is based onan analog filter which is expensive and not so easy to purchase. A requirementspecification was developed by analysis of the properties of the analog filterand how it is currently used. The analog filter is a part of a chain of analogsignal processing which mostly can be performed digitally instead. The special type of the analogfilter makes the requirements, on the digital filter, very tough and anextensive analysis of digital filter structures was performed in order to finda suitable filter. The digital filter is of WDF (Wave Digital Filter)-type andit is very special, because it has two variable coefficients, one for thesteepness and one for the center frequency. The digital filter consists of anumber of first order filters, because a higher order filter with desiredproperties has coefficient values that are large which makes the stabilityproperties worse. The best type ofimplementation of this filter and the signal processing are also analyzed.Finally, a prototype was developed on a development board where the maincomponent is a DSP (Digital Signal Processor). The program for the prototype iswritten in C-code and the performance of the system was verified by differenttests and measurements.
|
4 |
Implementering av digitalt vågfilter av Richardstyp i FPGA / Implementation of a wave digital filter of Richards'typeAndersson, Peter January 2002 (has links)
<p>Ett digitalt vågfilter av Richardstyp har implementerats i en FPGA på ett utvecklingskort. Sampel kan skickas till filtret och mottas från filtret via serieporten på en dator. Metoden som användes är att en modell av filtret konstruerades i Simulink. Filtret har modifierats med avseende på skalning, brus och stabilitet. VHDL-koden till filtret genererades i Simulink genom att bygga modellen av Xilinx Blockset. Ytterligare VHDL-kod konstruerades för att kunna skicka sampel mellan filter och minnet på utvecklingskortet. För kommunikation mellan minnet på utvecklingskortet och dator utnyttjades färdiga lösningar.</p> / <p>Filtrets funktion efter implementeringen var samma som modellens byggd i Simulink. A Richards’ structure wave digital filter has been implemented on an evaluation board in an FPGA. Samples can be sent to the filter and received from the filter using the serial port of a computer. The method used is that a modell of the filter has been created in Simulink. The filter has been modified with respect to scaling, noise and stability. VHDL for the filter has been generated in Simulink by using Xilinx blockset to build the modell. Also, VHDL has been constructed to be able to send samples between the filter and the memory on the evaluationboard. For communication between the memory on the evaluationboard and the computer, existing solutions have been used. The functionality of the filter after implementation was the same as in the modell built in Simulink.</p>
|
5 |
Implementation of digit-serial filtersKarlsson, Magnus January 2005 (has links)
In this thesis we discuss the design and implementation of Digital Signal Processing (DSP) applications in a standard digital CMOS technology. The aim is to fulfill a throughput requirement with lowest possible power consumption. As a case study a frequency selective filter is implemented using a half-band FIR filter and a bireciprocal Lattice Wave Digital Filter (LWDF) in a 0.35 µm CMOS process. The thesis is presented in a top-down manner, following the steps in the topdown design methodology. This design methodology, which has been used for bit-serial maximally fast implementations of IIR filters in the past, is here extended and applied for digit-serial implementations of recursive and non-recursive algorithms. Transformations such as pipelining and unfolding for increasing the throughput is applied and compared from throughput and power consumption points of view. A measure of the level of the logic pipelining is developed, i.e., the Latency Model (LM), which is used as a tuning variable between throughput and power consumption. The excess speed gained by the transformations can later be traded for low power operation by lowering the supply voltage, i.e., architecture driven voltage scaling. In the FIR filter case, it is shown that for low power operation with a given throughput requirement, that algorithm unfolding without pipelining is preferable. Decreasing the power consumption with 40, and 50 percent compared to pipelining at the logic or algorithm level, respectively. The digit-size should be tuned with the throughput requirement, i.e., using a large digit-size for low throughput requirement and decrease the digit-size with increasing throughput. In the bireciprocal LWDF case, the LM order can be used as a tuning variable for a trade-off between low energy consumption and high throughput. In this case using LM 0, i.e., non-pipelined processing elements yields minimum energy consumption and LM 1, i.e., use of pipelined processing elements, yields maximum throughput. By introducing some pipelined processing elements in the non-pipelined filter design a fractional LM order is obtained. Using three adders between every pipeline register, i.e., LM 1/3, yields a near maximum throughput and a near minimum energy consumption. In all cases should the digit-size be equal to the number of fractional bits in the coefficient. At the arithmetic level, digit-serial adders is designed and implemented in a 0.35 µm CMOS process, showing that for the digit-sizes, , the Ripple-Carry Adders (RCA) are preferable over Carry-Look-Ahead adders (CLA) from a throughput point of view. It is also shown that fixed coefficient digitserial multipliers based on unfolding of serial/parallel multipliers can obtain the same throughput as the corresponding adder in the digit-size range D = 2...4. A complex multiplier based on distributed arithmetic is used as a test case, implemented in a 0.8 µm CMOS process for evaluation of different logic styles from robustness, area, speed, and power consumption points of view. The evaluated logic styles are, non-overlapping pseudo two-phase clocked C2MOS latches with pass-transistor logic, Precharged True Single Phase Clocked logic (PTSPC), and Differential Cascade Voltage Switch logic (DCVS) with Single Transistor Clocked (STC) latches. In addition we propose a non-precharged true single phase clocked differential logic style, which is suitable for implementation of robust, high speed, and low power arithmetic processing elements, denoted Differential NMOS logic (DN-logic). The comparison shows that the two-phase clocked logic style is the best choice from a power consumption point of view, when voltage scaling can not be applied and the throughput requirement is low. However, the DN-logic style is the best choice when the throughput requirements is high or when voltage scaling is used.
|
6 |
Design of Harmonic Filters for Renewable Energy ApplicationsKumar, Bhunesh January 2011 (has links)
Harmonics are created by non-linear devices connected to the power system. Power system harmonics are multiples of the fundamental power system frequency and these harmonic frequencies can create distorted voltages and currents. Distortion of voltages and currents can affect the power system adversely causing power quality problems. Therefore, estimation of harmonics is of high importance for efficiency of the power system network. The problem of harmonic loss evaluation is of growing importance for renewable power system industry by impacting the operating costs and the useful life of the system components. Non-linear devices such as power electronics converters can inject harmonics alternating currents (AC) in the electrical power system. The number of sensitive loads that require ideal sinusoidal supply voltage for their proper operation has been increasing. To maintain the quality limits proposed by standards to protect the sensitive loads, it is necessary to include some form of filtering device to the power system. Harmonics also increases overall reactive power demanded by equivalent load. Filters have been devised to achieve an optimal control strategy for harmonic alleviation problems. To achieve an acceptable distortion, increase the power quality and to reduce the harmonics hence several three phase filter banks are used and connected in parallel. In this thesis, high order harmonics cases have been suppressed by employing variants of Butterworth, Chebyshev and Cauer filters. MATLAB/SIMULINK wind farm model was used to generate and analyze the different harmonics magnitude and frequency. High voltage direct current (HVDC) lines for an electrical grid that is more than50km far away wind farm generation plant was investigated for harmonics. These HVDC lines are also used in offshore wind farm plant. Investigated three-phase harmonics filters are shunt elements that are used in power systems for decreasing voltage distortion and for correcting the power factor. Renewable energy sources are not the stable source of energy generation like wind, solar and tidal e.t.c. Though they are secondary sources of generation and hard to connect with electrical grid. In near future the technique is to use the wave digital filter (WDF) or circulator-tree wave digital filter (CTWDF) for the renewable energy application can be employed to mitigate the harmonics. These WDF and CTWDF can b eused in HVDC lines and smart grid applications. A preliminary analysis is conducted for such a study.
|
7 |
Wave-Digital FPGA Architectures of 4-D Depth Enhancement Filters for Real-Time Light Field Image ProcessingGullapalli, Sai Krishna January 2019 (has links)
No description available.
|
Page generated in 0.291 seconds