Return to search

Ultra Low-Power Direct Digital Frequency Synthesizer Using a Nonlinear Digital-to-Analog Converter and an Error Compensation Mechanism

This thesis includes two topics. The first one is the architecture as well as the circuit implementation of an ultra low-power direct digital frequency synthesizer (DDFS) based on the straight line approximation. The second one is the circuit implementation of the low-power DDFS with an error compensation.
The proposed approximation technique replaces the conventional ROM-based phase-to-amplitude conversion circuitry and the linear digital-to-analog converter with a nonlinear digital-to-analog converter (DAC) to realize a simple approximation of the sine function. Thus, the overall power dissipation as well as hardware complexity can be significantly reduced. Besides, by adding the error compensation, the spurious-free dynamic range (SFDR) of the synthesized output signal can be raised drastically.

Identiferoai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0711107-185029
Date11 July 2007
CreatorsChen, Jian-Ting
ContributorsChua-Chin Wang, Ko-Chi Kuo, Robert Rieger, Jia-Jin chen
PublisherNSYSU
Source SetsNSYSU Electronic Thesis and Dissertation Archive
LanguageCholon
Detected LanguageEnglish
Typetext
Formatapplication/pdf
Sourcehttp://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0711107-185029
Rightsnot_available, Copyright information available at source archive

Page generated in 0.0018 seconds