Spelling suggestions: "subject:"[een] FREQUENCY MULTIPLICATION"" "subject:"[enn] FREQUENCY MULTIPLICATION""
1 |
Optical fiber transmission systems for in-door next generation broadband access networkOkonkwo Igweani, Uchenna Titus January 2014 (has links)
This thesis investigates the generation and radio-over-fibre (RoF) transport of unlicensed 60 GHz millimetre-wave (mm-wave) frequency band. The investigated benefits of transmission schemes applicable for the mm-wave generation include optical carrier suppression (OCS), optical frequency multiplication (OFM) and remote heterodyne detection (RHD). For the in-door cabling of the mm-wave transmission, a low-cost polymer optical fibre (POF) along with bend-insensitive single mode fibre (BI-SMF) has been investigated for short-range networks. Transporting mm-wave generated signals over POF and BI-SMF cables based on OCS scheme showed results with the highest spectral efficiency and least inter-symbol interference over a 2.5 Gbit/s data delivery. Based on this thesis analysis, OCS simulation of POF showed the most reliable power penalty performance and receiver sensitivity at 30-m whilst the BI-SMF fiber produced equal observations at 150-m and more. In observing the free space links of delivering the RoF signal, the attenuation on the received signal power for both POF and BI-SMF was insignificant but expected, as the simulation assumed complete and total collimation of the light beams onto the aperture of the photodetector. OCS scheme for mm-wave generation and transport was explored based on the cost effectiveness of using one external modulator compared to other generation schemes that utilised more than one external modulator. OFM scheme was simulated to transport LTE and Wi-Fi signals along with 60 GHz RF band through both SMF and MMF-POF/BI-SMF cables. OFM transport scheme produced the highest attenuation on LTE, Wi-Fi and mm-wave signals carrying 100 Mbit/s data as simulated POF lengths increased. The best performance POF length was observed at 10-m. The application of offset launch technique at the coupling of SMF and POF showed insignificant improvement on signal bandwidth. The free space OFM transmission also demonstrated negligible change to the received signal power. This reinforces the attributes of deploying OWC system in an in-door environment. In other investigation, the simulated successful delivery of mm-wave signal using RHD scheme modulated and transported 10 Gbit/s data signal over POF and BI-SMF cables. Additional observed unrecorded result also showed BI-SMF cable maintained a 2% reduction of received power for 450-m fiber cable from 150-m. The attributes to RHD includes its low operating power system application and delivery of localised 60 GHz signal for uplink RoF transmission. The conceptualised design of Gigabit data delivery for indoor customer applications either through POF or BI-SMF cable, transporting various wireless channels has been presented in this thesis for the design of a robust next generation Broadband access network to reinforce the fiber-inside-the-home (FiTH) deployment.
|
2 |
Two-Phase Boost ConverterGunawan, Tadeus 01 December 2009 (has links)
A boost converter is one of the most efficient techniques to step up DC input voltage to a higher needed DC output voltage. The boost converter has many possible applications, such as in a photovoltaic system, hybrid car and battery charger. The proposed prototype in this report is a proof of concept that a Two-Phase Boost Converter is a possible improvement topology to offer higher efficiency without compromising any advantages readily offered by a basic boost. The prototype is designed to be able to handle up to 200 watts of output power with an input of 36 volts and an output of 48 volts. This paper goes through step-by-step the calculation, design, build and test of a Two-Phase Boost Converter. Calculations found in this paper were done on Mathcad and the simulations were done on LTSpice and Pspice. These include converter’s efficiency and other measures of converter’s performance. Advantages, disadvantages as well as possible improvements of the proposed topology will be presented. Data collected and analyzed from the prototype were done on a bench test, not through an actual application.
|
3 |
[en] DYNAMIC-SPECTRUM GENERATOR SYSTEM FOR THE SYNTHESIS OF MUSICAL SIGNALS / [pt] SISTEMA GERADOR DE ESPECTROS DINÂMICOS DESTINADOS À SÍNTESE DE SINAIS MUSICAISALUIZIO ARCELA JUNIOR 06 August 2007 (has links)
[pt] Trata-se de um sistema capaz de sintetizar sinais musicais
através da geração e do processamento de espectros de
freqüência que podem ocupar qualquer região da faixa de
audição humana.
Para obtenção de componentes espectrais passíveis de
controle em amplitude e em fase, descreve-se um gerador de
série de Fourier concebido a partir de multiplicadores de
freqüência que utilizam redes de fase presa. Com este
gerador é possível ainda a produção de espectros cujas
componentes não se relacionam harmonicamente.
O processamento espectral consta da imposição de um
caráter dinâmico às componentes: cada harmônico do gerador
de série de Fourier é modulado em amplitude por curvas que
podem assumir uma multiplicidade de forma, de modo a se
estabelecerem possibilidades de elaboração musical. Além
disso, dispõe-se de um sistema gerador de tempos para
comando dos instantes de atuação das curvas de amplitude.
Finalmente, discute-se a maneira de deslocamento do
espectro dentro da faixa audível. / [en] It is presented a system capable of synthesize musical
signals by generating and processing frequency spectra
which can be placed anywhere in the áudio frequency range.
For obtaining spectral components which are amplitude and
phase controlable, a Fourier series generator was
conveived through frequency multipliers which use phase-
locked loop techniques. With this generator, there exists
too the possibility of generate spectra whose upper
partials are not harmonically related.
The spectral processing is carried out by imposing a
dynamic character to the partials: each of them is
amplitude modulated by curves capable of assuming a
plurality of forms, such that possibilities of musical
work can be stablished. Further, a time generator system
for control of the spectrum is described.
Finallly , the means for shifting the spectrum within the
audio frequency range is discussed.
|
4 |
Frequency Multiplication from Graphene Field Effect TransistorsKoiku, Israel 07 December 2022 (has links)
No description available.
|
5 |
Low Power LO Generation Based On Frequency Multiplication TechniquePandey, Jagadish Narayan 07 1900 (has links)
TO achieve high level of integration in order to reduce cost, heterodyne architecture has made way for low-IF and zero-IF (direct conversion) receiver architectures. However, a very serious issue in implementing both zero and low-IF receiver is of local oscillator (LO) pulling. Another challenge is on-chip generation of high-precision quadrature LO signals for image-rejection. We have addressed both these issues in this thesis. Regarding the first problem, we have developed a lowpower frequency multiplication technique which uses a low frequency ring oscillator and multiplies its frequency in power e cient way to generate the desired frequency. We then use this differential LO signal to generate high-precision quadrature phases by using polyphase filter and an injection-locked quadrature oscillator.
Design examples are presented for 2.4 GHz band of IEEE 802.15.4 standard which is a low-data rate WPAN standard. The standard o ers relaxed performance specifications in order to help achieve low power of operation.
Contributions in the thesis
• The problem of local oscillator (LO) pulling can be addressed by running LO
at a much reduced frequency and use a frequency multiplier (FM) to generate
the desired frequency. Also, use of low-frequency LO saves power in VCO and helps eliminate first few dividers leading to significant power savings. In addition, the entire frequency synthesizer can be run at a lower supply voltage saving additional power.
The frequency multiplier involves combining edges from the lower frequency ring oscillator. It improves upon the prior work by proposing a new lower-power edge-combiner. The overall power is reduced by exploiting the relaxed phase noise specification of IEEE 802.15.4 standard. Simulations using SpectreRF show that the circuit consumes only 550 オW of power in 0.13 オm RF-CMOS technology with 1.2 V supply voltage, and provides 950 VP-P sinusoidal output with phase noise of -85.5 dBc/Hz at 1 MHz offset.
• An injection-locking based quadrature desensitization circuit is designed for
precision quadrature generation. The differential (two phase) output of the
frequency multiplier is fed to a polyphase filter to generate nearly quadrature
signals. Output of polyphase filter is in turn fed to the desensitizer circuit to
obtain high-precision quadrature signals. Designed for 2.4 GHz band in 0.13 µm RF-CMOS technology, it achieves a phase error of 0.5 for 1% mismatch in LC tanks. It achieves a phase noise of -84.3 dBc/Hz at 1 MHz o set and provides quadrature sinusoids of 475 mV amplitude while consuming 1.56 mW of power.
• We have analyzed the popular cross-coupled LC-VCOs to generate quadrature sinusoids. In practical LC-oscillators built using low/moderate quality factor on-chip inductors, the actual frequency of oscillation is a little less than 1/2pvLC .
This is known as Groszkowski effect. On the other hand, in quadrature oscillator
topologies, consisting of two, cross-coupled, negative resistance LC-VCOs using
parallel coupling transistors, an upward shift in frequency of oscillation from the
free-running frequency of each LC-VCO is observed. This is because in order to satisfy the Barkhausen’s criteria, the LC-tanks have to operate at a frequency
away from the frequency of resonance. This e ect called as quadrature detuning effect results in higher phase noise and reduced amplitude.
We have shown that the old treatment given in literature is quite inaccurate for
practical LC oscillators that are built using low/mo derate Q on-chip inductors.
Also the prior work ignores Groszkowski effect which could be significant for low
Q LC tanks. We have provided simple, accurate and closed-form expressions
of associated frequency-shifts and amplitude of oscillation including both the effects. Our results show excellent match with results obtained from SpectreRF and Matlab simulations.
|
6 |
Analysis and Design of a Sub-THz Ultra-Wideband Phased-Array TransmitterSteinweg, Luca 31 July 2023 (has links)
This thesis investigates circuits and systems for broadband high datarate transmitter systems in the millimeter-wave (mm-wave) spectrum. During the course of this dissertation, the design process and characterization of a power efficient and wideband binary phase-shift keying (BPSK) transmitter integrated circuit (IC) with local oscillator (LO) frequency multiplication and 360° phase control for beam steering is studied. All required circuit blocks are designed based on the theoretical analysis of the underlying principles, optimized, fabricated and characterized in the research laboratory targeting low power consumption, high efficiency and broadband operation. The phase-controlled push-push (PCPP) architecture enabling frequency multiplication by four in a single stage is analytically studied and characterized finding an optimum between output power and second harmonic suppression depending on the input amplitude. A PCPP based LO chain is designed. A circuit is fabricated establishing the feasibility of this architecture for operation at more than 200 GHz. Building on this, a second circuit is designed, which produces among the highest saturated output powers at 2 dBm. At less than 100 mW of direct current (DC) power consumption, this results in a power-added efficiency (PAE) of 1.6 % improving the state of the art by almost 30 %. Phase-delayed and time-delayed approaches to beam steering are analyzed, identifying and discussing design challenges like area consumption, signal attenuation and beam squint. A 60 GHz active vector-sum phase-shifter with high gain of 11.3 dB and output power of 5 dBm, improving the PAE of the state of the art by a factor of 30 achieving 6.29 %, is designed. The high gain is possible due to an optimization of the orthogonal signal creation stage enabled by studying and comparing different architectures leading to a trade off of lower signal attenuation for higher area consumption in the chosen electromagnetic coupler. By combining this with a frequency quadrupler, a phase steering enabled LO chain for operation at 220 GHz is created and characterized, confirming the preceding analysis of the phase-frequency relation during multiplication. It achieves a power gain of 21 dB, outperforming comparable designs by 25 dB. This allows the combination of phase control, frequency multiplication and pre-amplification. The radio frequency (RF) efficiency is increased 40-fold to 0.99 %, with a total power consumption of 105 mW. Motivated by the distorting effect of beam squint in phase-delayed broadband array systems, a novel analog hybrid beam steering architecture is devised, combining phase-delayed and time-delayed steering with the goal of reducing the beam squint of phase-delayed systems and large area consumption of time-delayed circuits. An analytical design procedure is presented leading to the research finding of a beam squint reduction potential of more than 83 % in an ideal system. Here, the increase in area consumption is outweighed by the reduction in beam squint. An IC with a low power consumption of 4.3 mW has been fabricated and characterized featuring the first time delay circuit operating at above 200 GHz. By producing most of the beam direction by means of time delay the beam squinting can be reduced by more than 75 % in measurements while the subsequent phase shifter ensures continuous beam direction control. Together, the required silicon area can be reduced to 43 % compared to timedelayed systems in the same frequency range. Based on studies of the optimum signal feeding and input matching of a Gilbert cell, an ultra-wideband, low-power mixer was designed. A bandwidth of more than 100 GHz was achieved exceeding the state of the art by 23 %. With a conversion gain of –13 dB, this enables datarates of more than 100 Gbps in BPSK operation. The findings are consolidated in an integrated transmitter operating around 246 GHz doubling the highest published measured datarates of transmitters with LO chain and power amplifier in BPSK operation to 56 Gbps. The resulting transmitter efficiency of 7.4 pJ/bit improves the state of the art by 70 % and 50 % over BPSK and quadrature phaseshift keying (QPSK) systems, respectively. Together, the results of this work form the basis for low-power and efficient next-generation wireless applications operating at many times the datarates available today.:Abstract 3
Zusammenfassung 5
List of Symbols 11
List of Acronyms 17
Prior Publications 19
1. Introduction 21
1.1. Motivation........................... 21
1.2. Objective of this Thesis ................... 25
1.3. Structure of this Thesis ................... 27
2. Overview of Employed Technologies and Techniques 29
2.1. IntegratedCircuitTechnology................ 29
2.2. Transmission Lines and Passive Structures . . . . . . . . 35
2.3. DigitalModulation ...................... 41
3. Frequency Quadrupler 45
3.1. Theoretical Analysis of Frequency Multiplication Circuits 45
3.2. Phase-Controlled Push-Push Principle for Frequency
Quadrupling.......................... 49
3.3. Stand-alone Phase-Controlled Push-Push Quadrupler . 60
3.4. Phase-Controlled Push-Push Quadrupler based LO-chain with High Output Power ............... 72 9
4. Array Systems and Dynamic Beam Steering 91
4.1. Theoretical Analysis of BeamSteering. . . . . . . . . . . 95
4.2. Local Oscillator Phase Shifting with Vector-Modulator PhaseShifters......................... 107
4.3. Hybrid True-Time and Phase-Delayed Beam Steering . 131
5. Ultra-Wide Band Modulator for BPSK Operation 155
6. Broadband BPSK Transmitter System for Datarates up to 56 Gbps 167
6.1. System Architecture ..................... 168
6.2. Measurement Technique and Results . . . . . . . . . . . 171
6.3. Summary and performance comparison . . . . . . . . . 185
7. Conclusion and Outlook 189
A. Appendix 195
Bibliography 199
List of Figures 227
Note of Thanks 239
Curriculum Vitae 241 / Diese Dissertation untersucht Schaltungen und Systeme für breitbandige Transmittersysteme mit hoher Datenrate im Millimeterwellen (mm-wave) Spektrum. Im Rahmen dieser Arbeit werden der Entwurfsprozess und die Charakterisierung eines leistungseffizienten und breitbandigen integrierten Senders basierend auf binärer Phasenumtastung (BPSK) mit Frequenzvervielfachung des Lokaloszillatorsignals und 360°-Phasenkontrolle zur Strahlsteuerung untersucht. Alle erforderlichen Schaltungsblöcke werden auf Grundlage von theoretischen Analysen der zugrundeliegenden Prinzipien entworfen, optimiert, hergestellt und im Forschungslabor charakterisiert, mit den Zielen einer niedrigen Leistungsaufnahme, eines hohen Wirkungsgrades und einer möglichst großen Bandbreite. Die phasengesteuerte Push-Push (PCPP)-Architektur, welche eine Frequenzvervierfachung in einer einzigen Stufe ermöglicht, wird analytisch untersucht und charakterisiert. Dabei wird ein Optimum zwischen Ausgangsleistung und Unterdrückung der zweiten Harmonischen des Eingangssignals in Abhängigkeit von der Eingangsamplitude gefunden. Es wird eine LO-Kette auf PCPP-Basis entworfen. Eine Schaltung wird präsentiert, die die Machbarkeit dieser Architektur für den Betrieb bei mehr als 200 GHz nachweist. Darauf aufbauend wird eine zweite Schaltung entworfen, die mit 2 dBm eine der höchsten publizierten gesättigten Ausgangsleistungen erzeugt. Mit einer Leistungsaufnahme von weniger als 100mW ergibt sich ein Leistungswirkungsgrad (PAE) von 1.6 %, was den Stand der Technik um fast 30 % verbessert. Es werden phasenverzögerte und zeitverzögerte Ansätze zur Steuerung der Strahlrichtung analysiert, wobei Entwicklungsherausforderungen wie Flächenverbrauch, Signaldämpfung und Strahlschielen identifiziert und diskutiert werden. Ein aktiver Vektorsummen-Phasenschieber mit hoher Verstärkung von 11.3 dB und einer Ausgangsleistung von 5 dBm, der mit einer PAE von 6.29 % den Stand der Technik um den Faktor 30 verbessert, wird entworfen. Die hohe Verstärkung ist zum Teil auf eine Optimierung der orthogonalen Signalerzeugungsstufe zurückzuführen, die durch die Untersuchung und den Vergleich verschiedener Architekturen ermöglicht wird. Bei der Entscheidung für einen elektromagnetischen Koppler rechtfertigt die geringere Signaldämpfung einen höheren Flächenverbrauch. Durch die Kombination mit einem Frequenzvervierfacher wird eine LO-Kette mit Phasensteuerung für den Betrieb bei 220 GHz geschaffen und charakterisiert, was die vorangegangene Analyse der Phasen-FrequenzBeziehung während der Multiplikation bestätigt. Sie erreicht einen Leistungsgewinn von 21 dB und übertrifft damit vergleichbare Designs um 25dB. Dies ermöglicht die Kombination von Phasensteuerung, Frequenzvervielfachung und Vorverstärkung. Der HochfrequenzWirkungsgrad wird um das 40-fache auf 0.99 % bei einer Gesamtleistungsaufnahme von 105 mW gesteigert. Motiviert durch den verzerrenden Effekt des Strahlenschielens in phasengesteuerten Breitbandarraysystemen, wird eine neuartige analoge hybride Strahlsteuerungsarchitektur untersucht, die phasenverzögerte und zeitverzögerte Steuerung kombiniert. Damit wird sowohl das Strahlenschielen phasenverzögerter Systeme als auch der große Flächenverbrauch zeitverzögerter Schaltungen reduziert. Es wird ein analytisches Entwurfsverfahren vorgestellt, das zu dem Forschungsergebnis führt, dass in einem idealen System ein Potenzial zur Reduktion des Strahlenschielens von mehr als 83 % besteht. Dabei wird die Zunahme des Flächenverbrauchs durch die Verringerung des Strahlenschielens aufgewogen. Es wird ein IC mit einer geringen Leistungsaufnahme von 4.3mW hergestellt und charakterisiert. Dabei wird die erste Zeitverzögerungsschaltung entworfen, die bei über 200 GHz arbeitet. Durch die Erzeugung eines Großteils der Strahlrichtung mittels Zeitverzögerung kann das Schielen des Strahls bei Messungen um mehr als 75% reduziert werden, während der nachfolgende Phasenschieber eine kontinuierliche Steuerung der Strahlrichtung gewährleistet. Insgesamt kann die benötigte Siliziumfläche im Vergleich zu zeitverzögerten Systemen im gleichen Frequenzbereich auf 43 % reduziert werden. Auf der Grundlage von Studien zur optimalen Signaleinspeisung und Eingangsanpassung einer Gilbert-Zelle wird ein Ultrabreitband-Mischer mit geringem Stromverbrauch entworfen. Dieser erreicht eine Ausgangsbandbreite von mehr als 100 GHz, die den Stand der Technik um 23% übertrifft. Bei einer Wandlungsverstärkung von –13dB ermöglicht dies Datenraten von mehr als 100 Gbps im BPSK-Betrieb. Die Erkenntnisse werden in einem integrierten, breitbandigen Sender konsolidiert, der um 246 GHz arbeitet und die höchsten veröffentlichten gemessenen Datenraten für Sender mit LO-Signalkette und Leistungsverstärker im BPSK-Betrieb auf 56 Gbps verdoppelt. Die daraus resultierende Transmitter-Effizienz von 7.4 pJ/bit verbessert den Stand der Technik um 70 % bzw. 50 % gegenüber BPSKund Quadratur Phasenumtastung (QPSK)-Systemen. Zusammen bilden die Ergebnisse dieser Arbeit die Grundlage für stromsparende, effiziente, mobile Funkanwendungen der nächsten Generation mit einem Vielfachen der heute verfügbaren Datenraten.:Abstract 3
Zusammenfassung 5
List of Symbols 11
List of Acronyms 17
Prior Publications 19
1. Introduction 21
1.1. Motivation........................... 21
1.2. Objective of this Thesis ................... 25
1.3. Structure of this Thesis ................... 27
2. Overview of Employed Technologies and Techniques 29
2.1. IntegratedCircuitTechnology................ 29
2.2. Transmission Lines and Passive Structures . . . . . . . . 35
2.3. DigitalModulation ...................... 41
3. Frequency Quadrupler 45
3.1. Theoretical Analysis of Frequency Multiplication Circuits 45
3.2. Phase-Controlled Push-Push Principle for Frequency
Quadrupling.......................... 49
3.3. Stand-alone Phase-Controlled Push-Push Quadrupler . 60
3.4. Phase-Controlled Push-Push Quadrupler based LO-chain with High Output Power ............... 72 9
4. Array Systems and Dynamic Beam Steering 91
4.1. Theoretical Analysis of BeamSteering. . . . . . . . . . . 95
4.2. Local Oscillator Phase Shifting with Vector-Modulator PhaseShifters......................... 107
4.3. Hybrid True-Time and Phase-Delayed Beam Steering . 131
5. Ultra-Wide Band Modulator for BPSK Operation 155
6. Broadband BPSK Transmitter System for Datarates up to 56 Gbps 167
6.1. System Architecture ..................... 168
6.2. Measurement Technique and Results . . . . . . . . . . . 171
6.3. Summary and performance comparison . . . . . . . . . 185
7. Conclusion and Outlook 189
A. Appendix 195
Bibliography 199
List of Figures 227
Note of Thanks 239
Curriculum Vitae 241
|
7 |
Σχεδίαση μικροηλεκτρονικών κυκλωμάτων μεγάλης ταχύτητας για τηλεπικοινωνιακές εφαρμογές και επίλυση προβλημάτων χρονισμού / Design of high speed integrated circuits for telecommunications applications and resolving of timing issuesΚοζιώτης, Μιχαήλ 03 August 2009 (has links)
Αντικείμενο της διατριβής είναι η επίδειξη μεθόδων, που βρίσκουν εφαρμογή, τόσο ειδικότερα στην σχεδίαση πολύπλοκων ψηφιακών μικροηλεκτρονικών κυκλωμάτων μεγάλης ταχύτητας, για τηλεπικοινωνιακά δίκτυα οπτικών ινών, όσο και γενικότερα για την επίλυση θεμάτων χρονισμού, που προκύπτουν κατά την υλοποίηση πολύπλοκων ολοκληρωμένων συστημάτων πάνω σε chip.
Όσον αφορά, τον χώρο των τηλεπικοινωνιακών κυκλωμάτων, παρουσιάζονται μέθοδοι, τόσο για την συνολική οργάνωση του ολοκληρωμένου κυκλώματος, όσο και για την κυκλωματική υλοποίηση λειτουργικών μονάδων κοινών σε τηλεπικοινωνιακά κυκλώματα, με απαιτήσεις υψηλής ταχύτητας, χαμηλής κατανάλωσης, και ταυτόχρονης συνύπαρξης πολλαπλών ρολογιών. Η επίδειξη των προτεινόμενων μεθόδων καθώς και η επαλήθευση της ορθότητά τους, πραγματοποιείται, μέσα από την υλοποίηση σε πυρίτιο, ενός πολύπλοκου τηλεπικοινωνιακού ολοκληρωμένου κυκλώματος, με υψηλές απαιτήσεις ταχύτητας λειτουργίας.
Όσον αφορά, τον γενικότερο χώρο της σχεδίασης πολύπλοκων ολοκληρωμένων System-on-Chip (SoC), παρουσιάζονται μέθοδοι για την επίλυση προβλημάτων χρονισμού, στα σύγχρονα ψηφιακά ολοκληρωμένα κυκλώματα, που σχετίζονται με την διάδοση και τον πολλαπλασιασμό της συχνότητας του ρολογιού, στο εσωτερικό των κυκλωμάτων αυτών. Πιο συγκεκριμένα, παρουσιάζονται μέθοδοι που μπορούν να εφαρμοστούν, τόσο για την εξάλειψη της παρέκκλισης, μεταξύ των κόμβων των εσωτερικών ρολογιών, όσο και για την εξάλειψη της παρέκκλισης μεταξύ εξωτερικού και εσωτερικού ρολογιού, στα ολοκληρωμένα κυκλώματα. Όσον αφορά το δεύτερο, η συχνότητα του εσωτερικού ρολογιού δεν ταυτίζεται απαραίτητα με αυτήν του εξωτερικού, αλλά επιτρέπεται να έχει πολλαπλάσια τιμή από αυτήν. Για την ευθυγράμμιση του εσωτερικού με το εξωτερικό ρολόι, προτείνεται η συστηματική μέθοδος LCD-SMD, η οποία είναι κατάλληλη για χρήση σε ολοκληρωμένα όπου επικρατούν συνθήκες μακρύ οδηγού ρολογιού, παράγει εσωτερικό ρολόι πολλαπλάσιο του εξωτερικού με σταθερό 50% duty-cycle, έχει μικρό χρόνο κλειδώματος, και χρησιμοποιεί εξ’ ολοκλήρου ψηφιακές λογικές πύλες. Η επικύρωση της ορθότητας των προτεινόμενων μεθόδων για θέματα χρονισμού, γίνεται κατά ένα μέρος με υλοποίηση σε πυρίτιο, και κατά ένα άλλο μέρος με εξομοιώσεις. / This Thesis aims to demonstrate design methods that can be applied as much in the design of high complexity, high speed, digital integrated circuits for optical fiber networks, as more generally to resolve timing issues, arising during the implementation of integrated circuits (IC’s).
Specifically, in this Thesis we present methods for the holistic organization of a digital integrated circuit (driven by the needs imposed by nowadays telecommunications area), as well as methods regarding circuit implementation of various common functional units in telecommunications circuits that require high speed, low power and multiple clocks. The proposed methods are demonstrated and validated through the silicon implementation of a complex telecom integrated circuit (SDH framer).
The design of the here-above mentioned chips lie into the more general area of the complex integrated Systems-on-Chips (SoCs). The methods developed in the Thesis, concern the distribution and frequency multiplication of the clock signal, inside the chip. In particular, we address between others, methods to remove the skew between the internal clock nodes, as well as methods to remove the skew between the internal and external clock. The internal clock frequency is allowed to be a multiple of the external clock frequency. For the alignment of the internal with the external clock, the systematic open-loop method LCD-SMD has been proposed, which is applicable to IC’s with long clock driver conditions. Through this method, we accomplish the generation of an internal clock with multiple frequencies than the external, while preserving a constant 50% duty-cycle. The method results into a fast lock time, and employs only standard digital logic gates. The proposed methods are validated both by silicon implementation and by simulations.
|
Page generated in 0.0429 seconds