- About
-
The Global ETD Search service is a free service for researchers
to find electronic theses and dissertations. This service is
provided by the
Networked Digital Library of Theses and Dissertations.
Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
Search results
Showing 1 to 10 of 64 (0.056 seconds)Spelling suggestions: "subject:"1inear integrated circuits"" "subject:"cinear integrated circuits""
| 1 |
Test selection and fault simulation for analog integrated circuits /Devarayanadurg, Giri V. January 2001 (has links)
Thesis (Ph. D.)--University of Washington, 2001. / Vita. Includes bibliographical references (leaves 94-97).
|
| 2 |
THE DESIGN OF LINEAR ELECTROTHERMAL INTEGRATED CIRCUITSLouw, Wynand Jakobus, 1935- January 1974 (has links)
No description available.
|
| 3 |
A DIRECT APPROACH TO THE DESIGN OF LINEAR MULTIVARIABLE SYSTEMSAgrawal, B. L. (Bajarang L.), 1947- January 1974 (has links)
No description available.
|
| 4 |
High speed high accuracy signal processing with parallel analog circuitsThomsen, Axel 12 1900 (has links)
No description available.
|
| 5 |
High speed buffers for op-amp characterizationRangan, Giri N. K. 22 June 1993 (has links)
The feasibility of developing test circuits to perform in-circuit testing of analog
circuits is investigated in this thesis. A modular approach to analog testing has been
adopted. Accordingly, the testing of an operational amplifier, which is a basic building
block in analog circuits, is addressed. One convenient technique for measuring the frequency
response of an op-amp requires a unity gain buffer to be inserted into its feedback
loop. This buffer has to be simple in construction, small and accurate. Two buffer circuits
that satisfy these requirements are described in this thesis. Enhanced slewing techniques
are devised to achieve increased levels of performance. The buffers were integrated with
an op-amp into a test chip. Digital logic is used to provide controllability and accessibility
to each of the buffers and the op-amp so that they can characterized separately.
The performance of the enhanced slewing buffers was verified with measurements
performed on the test chip. The performance of the buffers conformed well with the simulated
values. The buffers exhibited excellent settling times even while driving large capacitive
loads. Their output swing and distortion performance were good for inputs as large as
2 V peak-to-peak values. / Graduation date: 1994
|
| 6 |
A noniterative DC analysis program for analog integrated circuitsLi, Harry W. 08 1900 (has links)
No description available.
|
| 7 |
Analog circuit design by nonconvex polynomial optimization two design examples /Lui, Siu-hong. January 2007 (has links)
Thesis (M. Phil.)--University of Hong Kong, 2008. / Also available in print.
|
| 8 |
A fourth order current-mode sigma-delta modulator /Zhang, Yue, January 1997 (has links)
Thesis (Ph. D.)--University of Missouri-Columbia, 1997. / Typescript. Vita. Includes bibliographical references (leaves 127-128). Also available on the Internet.
|
| 9 |
A fourth order current-mode sigma-delta modulatorZhang, Yue, January 1997 (has links)
Thesis (Ph. D.)--University of Missouri-Columbia, 1997. / Typescript. Vita. Includes bibliographical references (leaves 127-128). Also available on the Internet.
|
| 10 |
Design and implementation of a four terminal floating amplifier and its application in analog electronics /García Rivera, José A. January 2005 (has links) (PDF)
Thesis (M.S.E.E.)--University of Puerto Rico, Mayagüez Campus, 2005. / Tables. Printout. Includes bibliographical references (leaves 135-138).
|
Page generated in 0.0615 seconds