• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 62
  • 22
  • 4
  • 3
  • 3
  • 3
  • 3
  • 3
  • 3
  • 3
  • 3
  • 1
  • 1
  • 1
  • Tagged with
  • 117
  • 117
  • 45
  • 36
  • 31
  • 22
  • 20
  • 18
  • 17
  • 17
  • 16
  • 16
  • 16
  • 15
  • 13
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

Primitive interval labelled net model for logic simulation /

Chiu, Ping-kuen, Peter. January 1991 (has links)
Thesis (Ph. D.)--University of Hong Kong, 1992.
2

High performance and energy efficient adder design /

Sun, Sheng, January 2006 (has links)
Thesis (Ph. D.)--University of Washington, 2006. / Vita. Includes bibliographical references (leaves 132-136).
3

Double barrier resonant tunnelling diodes and applications

Sellai, Azzouz January 1991 (has links)
No description available.
4

Detecting bridging faults in CMOS circuits

Evans, Richard J. January 1991 (has links)
No description available.
5

Decomposition and simplification with EXOR-based representations

Metzgen, Paul January 1999 (has links)
No description available.
6

Algorithms for the design of VLSI floorplans and logic modules /

Young, Fung Yu, January 1999 (has links)
Thesis (Ph. D.)--University of Texas at Austin, 1999. / Vita. Includes bibliographical references (leaves 122-130). Available also in a digital version from Dissertation Abstracts.
7

A tunnel diode logic network with artibrary fan-in and fan-out capability

Bell, Lynn Stephen, 1938- January 1964 (has links)
No description available.
8

The automatic test pattern generation in the logic gate level circuits and MOS transistor circuits at Ohio University

Lee, Hoon-Kyeu. January 1986 (has links)
Thesis (M.S.)--Ohio University, November, 1986. / Title from PDF t.p.
9

CMOS gate delay, power measurements and characterization with logical effort and logical power

Wunderlich, Richard Bryan. January 2009 (has links)
Thesis (M. S.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2010. / Committee Chair: Paul Hasler; Committee Member: David V Anderson; Committee Member: Saibal Mukhopadhyay. Part of the SMARTech Electronic Thesis and Dissertation Collection.
10

Self-calibrating differential output prediction logic /

Chong, Kian Haur. January 2006 (has links)
Thesis (Ph. D.)--University of Washington, 2006. / Vita. Includes bibliographical references (leaves 90-92).

Page generated in 0.3666 seconds