• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 136
  • 37
  • 8
  • 8
  • 8
  • 8
  • 8
  • 8
  • 6
  • 4
  • 4
  • 3
  • 2
  • 1
  • 1
  • Tagged with
  • 239
  • 112
  • 80
  • 71
  • 68
  • 61
  • 46
  • 39
  • 36
  • 35
  • 33
  • 31
  • 28
  • 23
  • 22
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
71

VHDL-based conceptual prototyping of embedded DSP architectures

Dung, Lan-Rong 05 1900 (has links)
No description available.
72

A special instruction set multiple chip computer for DSP : architecture and compiler design

Curtis, Bryce Allen 12 1900 (has links)
No description available.
73

A modular approach to fault-tolerant binary tree architectures /

Hassan, Abu S.M. (Abu Saleem Mahmudul) January 1984 (has links)
No description available.
74

Parallel parsing of context-free languages on an array of processors

Langlois, Laurent Chevalier January 1988 (has links)
Kosaraju [Kosaraju 69] and independently ten years later, Guibas, Kung and Thompson [Guibas 79] devised an algorithm (K-GKT) for solving on an array of processors a class of dynamic programming problems of which general context-free language (CFL) recognition is a member. I introduce an extension to K-GKT which allows parsing as well as recognition. The basic idea of the extension is to add counters to the processors. These act as pointers to other processors. The extended algorithm consists of three phases which I call the recognition phase, the marking phase and the parse output phase. I first consider the case of unambiguous grammars. I show that in that case, the algorithm has O(n2log n) space complexity and a linear time complexity. To obtain these results I rely on a counter implementation that allows the execution in constant time of each of the operations: set to zero, test if zero, increment by 1 and decrement by 1. I provide a proof of correctness of this implementation. I introduce the concept of efficient grammars. One factor in the multiplicative constant hidden behind the O(n2log n) space complexity measure for the algorithm is related to the number of non-terminals in the (unambiguous) grammar used. I say that a grammar is k-efficient if it allows the processors to store not more than k pointer pairs. I call a 1-efficient grammar an efficient grammar. I show that two properties that I call nt-disjunction and rhsdasjunction together with unambiguity are sufficient but not necessary conditions for grammar efficiency. I also show that unambiguity itself is not a necessary condition for efficiency. I then consider the case of ambiguous grammars. I present two methods for outputting multiple parses. Both output each parse in linear time. One method has O(n3log n) space complexity while the other has O(n2log n) space complexity. I then address the issue of problem decomposition. I show how part of my extension can be adapted, using a standard technique, to process inputs that would be too large for an array of some fixed size. I then discuss briefly some issues related to implementation. I report on an actual implementation on the I.C.L. DAP. Finally, I show how another systolic CFL parsing algorithm, by Chang, Ibarra and Palis [Chang 87], can be generalized to output parses in preorder and inorder.
75

Animating multiprocessing programs in the Smalltalk-80 environment. /

Modahl, Kurt B. January 1988 (has links)
Thesis (M.S.)--Oregon Graduate Center, 1988.
76

Graphical representations of program performance on hypercube message-passing multiprocessors /

Couch, Alva Lind. January 1988 (has links)
Thesis (Ph.D.)--Tufts University, 1988. / Submitted to the Dept. of Mathematics. Includes bibliographical references. Access restricted to members of the Tufts University community. Also available via the World Wide Web;
77

Memory system design for chip-multiprocessors /

Karlsson, Martin, January 2005 (has links)
Diss. Uppsala : Uppsala universitet, 2006.
78

Power efficient H.264 video decoding in embedded multiprocessor /

Kim, Jihong. January 1900 (has links)
Thesis (M.S.)--Oregon State University, 2009. / Printout. Includes bibliographical references (leaves 48-50). Also available on the World Wide Web.
79

Automatic program restructuring for distributed memory multicomputers /

Ikei, Mitsuru, January 1992 (has links)
Thesis (M.S.)--Oregon Graduate Institute of Science and Technology, 1992.
80

Application mapping on multiprocessor hardware platforms using genetic algorithms /

Su, Dongzhe. January 2009 (has links)
Includes bibliographical references (p. 32-35).

Page generated in 0.0866 seconds