• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 452
  • 142
  • 54
  • 45
  • 44
  • 32
  • 20
  • 17
  • 14
  • 9
  • 8
  • 8
  • 8
  • 8
  • 8
  • Tagged with
  • 1073
  • 639
  • 633
  • 439
  • 261
  • 208
  • 207
  • 177
  • 163
  • 131
  • 119
  • 118
  • 107
  • 95
  • 95
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.

Design of programmable, low power, low dropout voltage regulators for portable applications

Islas Ohlmaier, Abraham 25 April 2007 (has links)
As portable electronics constantly find their way into the hands of eager consumers, the demands placed on these products and their circuits are ever increasing. More features and more performance are continuously demanded by consumers. This feature-driven market has brought with it several constraints on the type of circuits utilized in developing these portable devices. Cell-Phones, PDA's, MP3 players and various other portable electronics require different voltage levels to power different architectures that realize the many features within the device. This work demonstrates a technique to design Programmable Low Power Low Dropout Voltage Regulators (LDO). The LDO proposed in this research utilizes a fast-transient feedback loop in order to improve transient response and guarantee stability in all the programmable output levels. Specifically, the main parameters to be improved are stability over the entire load current range, reduced overshoot and undershoot variations in transient response, reduction of LDO deflection voltage, minimization of standby current and low voltage (Vin = 1.2V) operation.

Programmable controllers

Kumar, Rajiv January 2010 (has links)
Typescript (photocopy). / Digitized by Kansas Correctional Industries

Runtime partial FPGA reconfiguration

Wood, Christopher Landon 08 1900 (has links)
No description available.

Generating the communication infrastracture for module-based dynamic reconfiguration of FPGas

Koh, Shannon, Computer Science & Engineering, Faculty of Engineering, UNSW January 2008 (has links)
Current approaches to supporting module-based FPGA reconfiguration focus on various aspects and sub-problems in the area but do not combine to form a coherent, top-down methodology that factors low-level device parameters into every step of the design flow. This thesis proposes such a top-down methodology from application specification to low-level implementation, centered around examining the problem of generating a point-to-point communications infrastructure to support the changing interfaces of dynamically placed modules. Low-level implementation parameters are considered at every stage to ensure that area, timing and budget constraints of the application are met. The approach advocates the regular layout of modules surrounded by a wiring harness supporting the communications for those modules, and thus provides an advanced understanding of how to implement the "fixed wiring harness" model of reconfigurable computing proposed by Brebner. Results have shown that compared to flattened net lists the regularity of the layout does not impose significant overheads on critical path delays. At high communication densities it can even result in lower delays. The core of the methodology is an infrastructure generation process that allocates modules to slots and merges configuration graphs to form wiring harnesses that support the communications for these merged configurations. This thesis suggests methods and evaluates algorithms for configuration graph merging so as to reduce run-time reconfiguration overheads. Initial experiments with a greedy merging algorithm performed on an optical flow application resulted in a substantial reduction of 64% in reconfiguration time. The effects of graph merging with the initial greedy algorithm and an improved dynamic programming algorithm were explored for a range of device sizes and architectural parameters. Results show that configuration merging using the greedy method results in significant reductions to the reconfiguration delay. The dynamic programming algorithm provides consistent improvements above and beyond the savings provided by the greedy method. In addition, a strong correlation was identified between the quality of front-end design activities such as partitioning and the effectiveness of back-end implementations. The methodology is integrated into the Xilinx commercial tool flow for partial reconfiguration, and is effective for implementing applications for module-based FPGA reconfiguration where the modules and their communications requirements are known at design time. It also allows a system designer to consider alternate device sizes and parameters until a set is found that satisfies the application constraints.

Configuration encoding techniques for fast FPGA reconfiguration

Malik, Usama, Computer Science & Engineering, Faculty of Engineering, UNSW January 2006 (has links)
This thesis examines the problem of reducing reconfiguration time of an island-style FPGA at its configuration memory level. The approach followed is to examine configuration encoding techniques in order to reduce the size of the bitstream that must be loaded onto the device to perform a reconfiguration. A detailed analysis of a set of benchmark circuits on various island-style FPGAs shows that a typical circuit randomly changes a small number of bits in the {\it null} or default configuration state of the device. This feature is exploited by developing efficient encoding schemes for configuration data. For a wide set of benchmark circuits on various FPGAs, it is shown that the proposed methods outperform all previous configuration compression methods and, depending upon the relative size of the circuit to the device, compress within 5\% of the fundamental information theoretic limit. Moreover, it is shown that the corresponding decoders are simple to implement in hardware and scale well with device size and available configuration bandwidth. It is not unreasonable to expect that with little modification to existing FPGA configuration memory systems and acceptable increase in configuration power a 10-fold improvement in configuration delay could be achieved. The main contribution of this thesis is that it defines the limit of configuration compression for the FPGAs under consideration and develops practical methods of overcoming this reconfiguration bottleneck. The functional density of reconfigurable devices could thereby be enhanced and the range of potential applications reasonably expanded.

A fuzzy controller developed in RSLogix 5000 using ladder logic and function blocks implemented on a Control Logix PLC /

Mohan, Ashwin. January 2004 (has links)
Thesis (M.S.)--University of Missouri-Columbia, 2004. / Typescript. Includes bibliographical references (leaf 54). Also available on the Internet.

Reconfigurable control system design for mass customization /

Chan, Ka Yeung. January 2002 (has links)
Thesis (M. Phil.)--Hong Kong University of Science and Technology, 2002. / Includes bibliographical references (leaves 111-112). Also available in electronic version. Access restricted to campus users.

A novel partial reconfiguration methodology for FPGAs of multichip systems /

Galindo, Juan Manuel. January 2008 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 2008. / Typescript. Includes bibliographical references (leaves 37-40).

A fuzzy controller developed in RSLogix 5000 using ladder logic and function blocks implemented on a Control Logix PLC

Mohan, Ashwin. January 2004 (has links)
Thesis (M.S.)--University of Missouri-Columbia, 2004. / Typescript. Includes bibliographical references (leaf 54). Also available on the Internet.

Real-time reconfiguration of programmable logic controller communication paths

Parrott, Curtis Alan, January 2009 (has links) (PDF)
Thesis (M.S.)--Missouri University of Science and Technology, 2009. / Vita. The entire thesis text is included in file. Title from title screen of thesis/dissertation PDF file (viewed November 17, 2009) Includes bibliographical references (p. 53).

Page generated in 0.0689 seconds