• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 213
  • 38
  • 37
  • 33
  • 8
  • 8
  • 8
  • 8
  • 8
  • 8
  • 6
  • 6
  • 5
  • 4
  • 4
  • Tagged with
  • 399
  • 399
  • 203
  • 117
  • 99
  • 71
  • 70
  • 53
  • 50
  • 41
  • 39
  • 39
  • 38
  • 38
  • 34
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
171

Circuit and system fault tolerance techniques / Techniques de tolérance de panne pour les circuits et les systèmes

Wali, Imran 30 March 2016 (has links)
Non traduit / Semiconductor is one of the most reliable inventions when engineered and used with longevity in mind. However, the increasing demand of fast and highly featured products has drastically changed the reliability realm in the recent years. The means of improving the reliability of nano-metric technology circuits encompass techniques that tackle reliability issues at the level of technology, design and manufacturing. Absolutely necessary but these techniques are almost inevitably imperfect. Therefore, it becomes essential to reduce the consequence of the "remaining" faults using fault tolerance techniques.This thesis focuses on improving and developing new low-power fault tolerance techniques that combine the attractive features of different types of redundancies to tackle permanent and transient faults and addresses the problem of error detection and confinement in modern microprocessor cores. Our case study implementation results show that a power saving of up to 20% can be achieved in comparison with fault tolerance techniques that use only one type of redundancy, and offer low-power lifetime reliability improvement.With the objective to further improve the efficiency in terms of cost and fault tolerance capability we present a design space exploration and an efficient cost-reliability trade-off analysis methodology to selectively harden logic circuits using hybrid fault tolerant techniques. The outcome of the two studies establish that hybrid fault tolerant approaches provide a good foundation for building low-power reliable circuits and systems from future technologies, and our experimental results set a good starting point for further innovative research in this area.
172

Multicast-Based Interactive-Group Object-Replication For Fault Tolerance

Soria-Rodriguez, Pedro 25 October 1999 (has links)
"Distributed systems are clusters of computers working together on one task. The sharing of information across different architectures, and the timely and efficient use of the network resources for communication among computers are some of the problems involved in the implementation of a distributed system. In the case of a low latency system, the network utilization and the responsiveness of the communication mechanism are even more critical. This thesis introduces a new approach for the distribution of messages to computers in the system, in which, the Common Object Request Broker Architecture (CORBA) is used in conjunction with IP multicast to implement a fault-tolerant, low latency distributed system. Fault tolerance is achieved by replication of the current state of the system across several hosts. An update of the current state is initiated by a client application that contacts one of the state object replicas. The new information needs to be distributed to all the members of the distributed system (the object replicas). This state update is accomplished by using a two-phase commit protocol, which is implemented using a binary tree structure along with IP multicast to reduce the amount of network utilization, distribute the computation load associated with state propagation, and to achieve faster communication among the members of the distributed system. The use of IP multicast enhances the speed of message distribution, while the two-phase commit protocol encapsulates IP multicast to produce a reliable multicast service that is suitable for fault tolerant, distributed low latency applications. The binary tree structure, finally, is essential for the load sharing of the state commit response collection processing. "
173

The Byzantine Agreement Protocol Applied to Security

Toth, David 12 January 2005 (has links)
Intrusion Detection & Countermeasure Systems (IDCS) and architectures commonly used in commercial, as well as research environments, suffer from a number of problems that limit their effectiveness. The most common shortcoming of current IDCSs is their inability to tolerate failures. These failures can occur naturally, such as hardware or software failures, or can be the result of attackers attempting to compromise the IDCS itself. Currently, the WPI System Security Laboratory at Worcester Polytechnic Institute is developing a Secure Architecture and Fault-Resilient Engine (S.A.F.E.), a system capable of tolerating failures. This system makes use of solutions to the Byzantine General's Problem, developed earlier by Lamport and others. Byzantine Agreement Protocols will be used to achieve consensus about which nodes have been compromised or failed, with a series of synchronized, secure rounds of message exchanges. Once a consensus has been reached, the offending nodes can be isolated and countermeasure actions can be initiated by the system. We consider the necessary and sufficient conditions for the application of Byzantine Agreement Protocols to the intrusion detection problem. Further, a first implementation of this algorithm will be embedded in the Distributed Trust Manager (DTM) module of S.A.F.E. The DTM is the key module responsible for assuring trust amongst the members of the system. Finally, we will evaluate the DTM, as a standalone unit, to ensure that it performs correctly.
174

Testing and fault detection in a Fault-Tolerant Multiprocessor

Mantz, Michael Roy January 1981 (has links)
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Aeronautics and Astronautics, 1981. / MICROFICHE COPY AVAILABLE IN ARCHIVES AND AERO / Bibliography: leaves B1-B6. / by Michael Roy Mantz. / M.S.
175

A high speed fault-tolerant multimedia network and connectionless gateway for ATM networks.

January 1997 (has links)
by Patrick Lam Sze Fan. / Thesis (M.Phil.)--Chinese University of Hong Kong, 1997. / Includes bibliographical references (leaves 163-[170]). / Chapter 1 --- Introduction --- p.1 / Chapter 2 --- Fault-tolerant CUM LAUDE NET --- p.7 / Chapter 2.1 --- Overview of CUM LAUDE NET --- p.7 / Chapter 2.2 --- Network architecture of CUM LAUDE NET --- p.8 / Chapter 2.3 --- Design of Router-node --- p.10 / Chapter 2.3.1 --- Architecture of the Router-node --- p.10 / Chapter 2.3.2 --- Buffers Arrangement of the Router-node --- p.12 / Chapter 2.3.3 --- Buffer transmission policies --- p.13 / Chapter 2.4 --- Protocols of CUM LAUDE NET --- p.14 / Chapter 2.5 --- Frame Format of CUM LAUDE NET --- p.15 / Chapter 2.6 --- Fault-tolerant (FT) and Auto-healing (AH) algorithms --- p.16 / Chapter 2.6.1 --- Overview of the algorithms --- p.16 / Chapter 2.6.2 --- Network Failure Scenarios --- p.18 / Chapter 2.6.3 --- Design and Implementation of the Fault Tolerant Algorithm --- p.19 / Chapter 2.6.4 --- Design and Implementation of the Auto Healing Algorithm --- p.26 / Chapter 2.6.5 --- Network Management Signals and Restoration Times --- p.27 / Chapter 2.6.6 --- Comparison of fault-tolerance features of other networks with the CUM LAUDE NET --- p.31 / Chapter 2.7 --- Chapter Summary --- p.31 / Chapter 3 --- Overview of the Asynchronous Transfer Mode (ATM) --- p.33 / Chapter 3.1 --- Introduction --- p.33 / Chapter 3.2 --- ATM Network Interfaces --- p.34 / Chapter 3.3 --- ATM Virtual Connections --- p.35 / Chapter 3.4 --- ATM Cell Format --- p.36 / Chapter 3.5 --- ATM Address Formats --- p.36 / Chapter 3.6 --- ATM Protocol Reference Model --- p.38 / Chapter 3.6.1 --- The ATM Layer --- p.39 / Chapter 3.6.2 --- The ATM Adaptation Layer --- p.39 / Chapter 3.7 --- ATM Signalling --- p.44 / Chapter 3.7.1 --- ATM Signalling Messages and Call Setup Procedures --- p.45 / Chapter 3.8 --- Interim Local Management Interface (ILMI) --- p.47 / Chapter 4 --- Issues of Connectionless Gateway --- p.49 / Chapter 4.1 --- Introduction --- p.49 / Chapter 4.2 --- The Issues --- p.50 / Chapter 4.3 --- ATM Internetworking --- p.51 / Chapter 4.3.1 --- LAN Emulation --- p.52 / Chapter 4.3.2 --- IP over ATM --- p.53 / Chapter 4.3.3 --- Comparing IP over ATM and LAN Emulation --- p.59 / Chapter 4.4 --- Connection Management --- p.61 / Chapter 4.4.1 --- The Indirect Approach --- p.62 / Chapter 4.4.2 --- The Direct Approach --- p.63 / Chapter 4.4.3 --- Comparing the two approaches --- p.64 / Chapter 4.5 --- Protocol Conversion --- p.65 / Chapter 4.5.1 --- Selection of Protocol Converter --- p.68 / Chapter 4.6 --- Packet Forwarding Modes --- p.68 / Chapter 4.7 --- Bandwidth Assignment --- p.70 / Chapter 4.7.1 --- Bandwidth Reservation --- p.71 / Chapter 4.7.2 --- Fast Bandwidth Reservation --- p.72 / Chapter 4.7.3 --- Bandwidth Advertising --- p.72 / Chapter 4.7.4 --- Bandwidth Advertising with Cell Drop Detection --- p.73 / Chapter 4.7.5 --- Bandwidth Allocation on Source Demand --- p.73 / Chapter 4.7.6 --- The Common Problems --- p.74 / Chapter 5 --- Design and Implementation of the Connectionless Gateway --- p.77 / Chapter 5.1 --- Introduction --- p.77 / Chapter 5.1.1 --- Functions Definition of Connectionless Gateway --- p.79 / Chapter 5.2 --- Hardware Architecture of the Connectionless Gateway --- p.79 / Chapter 5.2.1 --- Imposed Limitations --- p.82 / Chapter 5.3 --- Software Architecture of the Connectionless Gateway --- p.83 / Chapter 5.3.1 --- TCP/IP Internals --- p.84 / Chapter 5.3.2 --- ATM on Linux --- p.85 / Chapter 5.4 --- Network Architecture --- p.88 / Chapter 5.4.1 --- IP Addresses Assignment --- p.90 / Chapter 5.5 --- Internal Structure of Connectionless Gateway --- p.90 / Chapter 5.5.1 --- Protocol Stacks of the Gateway --- p.90 / Chapter 5.5.2 --- Gateway Operation by Example --- p.93 / Chapter 5.5.3 --- Routing Table Maintenance --- p.97 / Chapter 5.6 --- Additional Features --- p.105 / Chapter 5.6.1 --- Priority Output Queues System --- p.105 / Chapter 5.6.2 --- Gateway Performance Monitor --- p.112 / Chapter 5.7 --- Setup an Operational ATM LAN --- p.117 / Chapter 5.7.1 --- SVC Connections --- p.117 / Chapter 5.7.2 --- PVC Connections --- p.119 / Chapter 5.8 --- Application of the Connectionless Gateway --- p.120 / Chapter 6 --- Performance Measurement of the Connectionless Gateway --- p.121 / Chapter 6.1 --- Introduction --- p.121 / Chapter 6.2 --- Experimental Setup --- p.121 / Chapter 6.3 --- Measurement Tools of the Experiments --- p.123 / Chapter 6.4 --- Descriptions of the Experiments --- p.124 / Chapter 6.4.1 --- Log Files --- p.125 / Chapter 6.5 --- UDP Control Rate Test --- p.126 / Chapter 6.5.1 --- Results and analysis of the UDP Control Rate Test --- p.127 / Chapter 6.6 --- UDP Maximum Rate Test --- p.138 / Chapter 6.6.1 --- Results and analysis of the UDP Maximum Rate Test --- p.138 / Chapter 6.7 --- TCP Maximum Rate Test --- p.140 / Chapter 6.7.1 --- Results and analysis of the TCP Maximum Rate Test --- p.140 / Chapter 6.8 --- Request/Response Test --- p.144 / Chapter 6.8.1 --- Results and analysis of the Request/Response Test --- p.144 / Chapter 6.9 --- Priority Queue System Verification Test --- p.149 / Chapter 6.9.1 --- Results and analysis of the Priority Queue System Verifi- cation Test --- p.150 / Chapter 6.10 --- Other Observations --- p.153 / Chapter 6.11 --- Solutions to Improve the Performance --- p.154 / Chapter 6.12 --- Future Development --- p.157 / Chapter 7 --- Conclusion --- p.158 / Bibliography --- p.163 / A List of Publications --- p.171
176

Design and implementation of a fault-tolerant multimedia network and a local map based (LMB) self-healing scheme for arbitrary topology networks.

January 1997 (has links)
by Arion Ko Kin Wa. / Thesis (M.Phil.)--Chinese University of Hong Kong, 1997. / Includes bibliographical references (leaves 101-[106]). / Chapter 1 --- Introduction --- p.1 / Chapter 1.1 --- Overview --- p.1 / Chapter 1.2 --- Service Survivability Planning --- p.2 / Chapter 1.3 --- Categories of Outages --- p.3 / Chapter 1.4 --- Goals of Restoration --- p.4 / Chapter 1.5 --- Technology Impacts on Network Survivability --- p.5 / Chapter 1.6 --- Performance Models and Measures in Quantifying Network Sur- vivability --- p.6 / Chapter 1.7 --- Organization of Thesis --- p.6 / Chapter 2 --- Design and Implementation of A Survivable High-Speed Mul- timedia Network --- p.8 / Chapter 2.1 --- An Overview of CUM LAUDE NET --- p.8 / Chapter 2.2 --- The Network Architecture --- p.9 / Chapter 2.2.1 --- Architectural Overview --- p.9 / Chapter 2.2.2 --- Router-Node Design --- p.11 / Chapter 2.2.3 --- Buffer Allocation --- p.12 / Chapter 2.2.4 --- Buffer Transmission Priority --- p.14 / Chapter 2.2.5 --- Congestion Control --- p.15 / Chapter 2.3 --- Protocols --- p.16 / Chapter 2.3.1 --- Design Overview --- p.16 / Chapter 2.3.2 --- ACTA - The MAC Protocol --- p.17 / Chapter 2.3.3 --- Protocol Layering --- p.18 / Chapter 2.3.4 --- "Segment, Datagram and Packet Format" --- p.20 / Chapter 2.3.5 --- Fast Packet Routing --- p.22 / Chapter 2.3.6 --- Local Host NIU --- p.24 / Chapter 2.4 --- The Network Restoration Strategy --- p.25 / Chapter 2.4.1 --- The Dual-Ring Model and Assumptions --- p.26 / Chapter 2.4.2 --- Scenarios of Network Failure and Remedies --- p.26 / Chapter 2.4.3 --- Distributed Fault-Tolerant Algorithm --- p.26 / Chapter 2.4.4 --- Distributed Auto-Healing Algorithm --- p.28 / Chapter 2.4.5 --- The Network Management Signals --- p.31 / Chapter 2.5 --- Performance Evaluation --- p.32 / Chapter 2.5.1 --- Restoration Time --- p.32 / Chapter 2.5.2 --- Reliability Measures --- p.34 / Chapter 2.5.3 --- Network Availability During Restoration --- p.41 / Chapter 2.6 --- The Prototype --- p.42 / Chapter 2.7 --- Technical Problems Encountered --- p.45 / Chapter 2.8 --- Chapter Summary and Future Development --- p.46 / Chapter 3 --- A Simple Experimental Network Management Software - NET- MAN --- p.48 / Chapter 3.1 --- Introduction to NETMAN --- p.48 / Chapter 3.2 --- Network Management Basics --- p.49 / Chapter 3.2.1 --- The Level of Management Protocols --- p.49 / Chapter 3.2.2 --- Architecture Model --- p.51 / Chapter 3.2.3 --- TCP/IP Network Management Protocol Architecture --- p.53 / Chapter 3.2.4 --- A Standard Network Management Protocol On Internet - SNMP --- p.54 / Chapter 3.2.5 --- A Standard For Managed Information --- p.55 / Chapter 3.3 --- The CUM LAUDE Network Management Protocol Suite (CNMPS) --- p.56 / Chapter 3.3.1 --- The Architecture --- p.53 / Chapter 3.3.2 --- Goals of the CNMPS --- p.59 / Chapter 3.4 --- Highlights of NETMAN --- p.61 / Chapter 3.5 --- Functional Descriptions of NETMAN --- p.63 / Chapter 3.5.1 --- Topology Menu --- p.64 / Chapter 3.5.2 --- Fault Manager Menu --- p.65 / Chapter 3.5.3 --- Performance Meter Menu --- p.65 / Chapter 3.5.4 --- Gateway Utility Menu --- p.67 / Chapter 3.5.5 --- Tools Menu --- p.67 / Chapter 3.5.6 --- Help Menu --- p.68 / Chapter 3.6 --- Chapter Summary --- p.68 / Chapter 4 --- A Local Map Based (LMB) Self-Healing Scheme for Arbitrary Topology Networks --- p.70 / Chapter 4.1 --- Introduction --- p.79 / Chapter 4.2 --- An Overview of Existing DCS-Based Restoration Algorithms --- p.72 / Chapter 4.3 --- The Network Model and Assumptions --- p.74 / Chapter 4.4 --- Basics of the LMB Scheme --- p.75 / Chapter 4.4.1 --- Restoration Concepts --- p.75 / Chapter 4.4.2 --- Terminology --- p.76 / Chapter 4.4.3 --- Algorithm Parameters --- p.77 / Chapter 4.5 --- Performance Assessments --- p.78 / Chapter 4.6 --- The LMB Network Restoration Scheme --- p.80 / Chapter 4.6.1 --- Initialization - Local Map Building --- p.80 / Chapter 4.6.2 --- The LMB Restoration Messages Set --- p.81 / Chapter 4.6.3 --- Phase I - Local Map Update Phase --- p.81 / Chapter 4.6.4 --- Phase II - Update Acknowledgment Phase --- p.82 / Chapter 4.6.5 --- Phase III - Restoration and Confirmation Phase --- p.83 / Chapter 4.6.6 --- Phase IV - Cancellation Phase --- p.83 / Chapter 4.6.7 --- Re-Initialization --- p.84 / Chapter 4.6.8 --- Path Route Monitoring --- p.84 / Chapter 4.7 --- Performance Evaluation --- p.84 / Chapter 4.7.1 --- The Testbeds --- p.84 / Chapter 4.7.2 --- Simulation Results --- p.86 / Chapter 4.7.3 --- Storage Requirements --- p.89 / Chapter 4.8 --- The LMB Scheme on ATM and SONET environment --- p.92 / Chapter 4.9 --- Future Work --- p.94 / Chapter 4.10 --- Chapter Summary --- p.94 / Chapter 5 --- Conclusion and Future Work --- p.96 / Chapter 5.1 --- Conclusion --- p.95 / Chapter 5.2 --- Future Work --- p.99 / Bibliography --- p.101 / Chapter A --- Derivation of Communicative Probability --- p.107 / Chapter B --- List of Publications --- p.110
177

Detection filters for fault-tolerant control of turbofan engines

Meserole, Jere Schenck January 1981 (has links)
Thesis (Ph.D.)--Massachusetts Institute of Technology, Dept. of Aeronautics and Astronautics, 1981. / MICROFICHE COPY AVAILABLE IN ARCHIVES AND AERONAUTICS. / Bibliography: p. 235-239. / by Jere Schenck Meserole, Jr. / Ph.D.
178

Active Fault-Tolerant Control Design for Nonlinear Systems

Abbaspour, Ali Reza 08 October 2018 (has links)
Faults and failures in system components are the two main reasons for the instability and the degradation in control performance. In recent decades, fault-tolerant control (FTC) approaches were introduced to improve the resiliency of the control system against faults and failures. In general, FTC techniques are classified into two major groups: passive and active. Passive FTC systems do not rely on the fault information to control the system and are closely related to the robust control techniques while an active FTC system performs based on the information received from the fault detection and isolation (FDI) system, and the fault problem will be tackled more intelligently without affecting other parts of the system. This dissertation technically reviews fault and failure causes in control systems and finds solutions to compensate for their effects. Recent achievements in FDI approaches, and active and passive FTC designs are investigated. Thorough comparisons of several different aspects are conducted to understand the advantages and disadvantages of different FTC techniques to motivate researchers to further developing FTC, and FDI approaches. Then, a novel active FTC system framework based on online FDI is presented which has significant advantages in comparison with other state of the art FTC strategies. To design the proposed active FTC, a new FDI approach is introduced which uses the artificial neural network (ANN) and a model based observer to detect and isolate faults and failures in sensors and actuators. In addition, the extended Kalman filter (EKF) is introduced to tune ANN weights and improve the ANN performance. Then, the FDI signal combined with a nonlinear dynamic inversion (NDI) technique is used to compensate for the faults in the actuators and sensors of a nonlinear system. The proposed scheme detects and accommodates faults in the actuators and sensors of the system in real-time without the need of controller reconfiguration. The proposed active FTC approach is used to design a control system for three different applications: Unmanned aerial vehicle (UAV), load frequency control system, and proton exchange membrane fuel cell (PEMFC) system. The performance of the designed controllers are investigated through numerical simulations by comparison with conventional control approaches, and their advantages are demonstrated.
179

Fault tolerant control by flatness approach / Commande tolérante aux défauts : une approche basée sur la platitude

Martínez Torres, César 25 March 2014 (has links)
L’objectif de ce manuscrit est de fournir une technique de commande tolérante aux défauts basée sur la platitude différentielle. Pour ce type de systèmes, il est possible de trouver un ensemble de variables, nommées sorties plates, tel que, les états et les entrées de commande du système puissent s’exprimer en fonction de ces sorties et d’un nombre fini de ses dérivées temporelles. Le bloc de détection et d’isolation doit assurer la détection du défaut le plus rapidement possible. Cette action est effectuée en exploitant la propriété de non-unicité des sorties plates. En effet, si un deuxième jeu de sorties plates peux être trouvé et si ce deuxième jeu n’est couplé avec le premier que par une équation différentielle, le nombre des résidus permettant la détection de défauts pourra être augmenté. La condition pour cela est que les deux jeux soient différentiellement couplés ce qui signifie qu’il existe une équation qui contienne des dérivées temporelles et qui couple un élément du premier jeu avec un élément du deuxième jeu de sorties plates. En conséquence le nombre de résidus disponibles pour la détection est supérieur au nombre que l’on aurait si on avait seulement un jeu des sorties plates.En ce qui concerne la reconfiguration, si le système plat satisfait les propriétés énumérées ci-dessus, nous obtiendrons autant de valeurs des états et des entrées que le nombre de jeux de sorties plates trouvés. En effet chaque entrée de commande et chaque état du système peuvent être recalculés en fonction des sorties plates. L’approche proposée fournit de cette manière un résidu prenant en compte une mesure calculée avec le vecteur plat contenant le défaut et une autre avec le vecteur plat libre de défaut. Les signaux redondants libres de défauts seront ainsi utilisés comme références du contrôleur de manière à ce que les effets du défaut soient masqués et ne rentrent pas la boucle de commande. Ceci sera utile pour fournir une stratégie de commande entièrement basée sur les systèmes plats.Les travaux présentés dans ce mémoire sont donnés sous l’hypothèse suivante: Les sorties plates sont fonctions de l’état du système, néanmoins dans ce manuscrit elles seront limitées à être directement une partie de l’état du système ou une combinaison linéaire d’entre eux. La boucle de commande est fermée avec un correcteur par retour d’état.Enfin pour les travaux réalisés en fin de manuscrit les sorties plates doivent pouvoir être mesurées ou reconstruites.Les défauts affectant les actionneurs sont considérés rejetés par le contrôleur, par conséquent la reconfiguration est seulement effectuée après la détection d’un défaut capteur.La faisabilité de l’approche proposée est analysée sur deux systèmes non linéaires, un drone quadrirotor et un système de trois cuves. / The objective of this Ph.D. work is to provide a flatness based active fault-tolerant control technique. For such systems, it is possible to find a set of variables, named flat outputs, such that states and control inputs can be expressed as functions of flat outputs and their time derivatives. The fault detection and isolation block has to provide a fast and accurate fault isolation. This action is carried out by exploiting the non-uniqueness property of the flat outputs. In fact, if a second set of flat outputs which are coupled by a differential equation of the first is calculated, bthe number of residues augments. Differentially coupled means that it exists an equation with time derivatives inside, that couple one element of the first set with one of the second. As a consequence of augmenting the number of residual signal more faults than in the one set case may be isolated.Regarding reconfiguration, if the flat system complies with the properties listed above, we will obtain versions of states and control inputs as much of flat output vectors, are found, because each control input and state is a function of the flat output. The proposed approach provides in this manner one measure related to a faulty flat output vector and one or more computed by using an unfaulty one. The redundant state signals could be used as reference of the controller in order to hide the fault effects. This will be helpful to provide an entirely flatness based fault-tolerant control strategy.The works presented in this manuscript are under the following hypothesis: The flat outputs are functions of the state of the system, however in this work the flat outputs are constrained to be states of the system or a linear combination of them.The control loop is closed with a state feedback controller.For purposes of this work flat outputs need to be measured.Faults affecting the actuators are considered rejected by the controller; by consequence reconfiguration is only carried out after a sensor fault occurs.Feasibility of the proposed approach is analyzed in two nonlinear plants, an unmanned quadrotor and a three tank system.
180

Model-based Fault Diagnosis and Fault Accommodation for Space Missions : Application to the Rendezvous Phase of the MSR Mission / Diagnostique de défaut à base de modèle et accommodation de défaut pour missions spatiales

Fonod, Robert 19 November 2014 (has links)
Les travaux de recherche traités dans cette thèse s’appuient sur l’expertise des actionsmenées entre l’Agence spatiale européenne (ESA), l’industrie Thales Alenia Space (TAS) et le laboratoirede l’Intégration du Matériau au Système (IMS) qui développent de nouvelles générations d’unités intégréesde guidage, navigation et pilotage (GNC) avec une fonction de détection des défauts et de tolérance desdéfauts. La mission de référence retenue dans cette thèse est la mission de retour d’échantillons martiens(Mars Sample Return, MSR) de l’ESA. Ce travail se concentre sur la séquence terminale du rendez-vous dela mission MSR qui correspond aux dernières centaines de mètres jusqu’à la capture. Le véhicule chasseurest l’orbiteur MSR (chasseur), alors que la cible passive est un conteneur sphérique. L’objectif au niveaude contrôle est de réaliser la capture avec une précision inférieure à quelques centimètres. Les travaux derecherche traités dans cette thèse s’intéressent au développement des approches sur base de modèle de détectionet d’isolation des défauts (FDI) et de commande tolérante aux défaillances (FTC), qui pourraientaugmenter d’une manière significative l’autonomie opérationnelle et fonctionnelle du chasseur pendant lerendez-vous et, d’une manière plus générale, d’un vaisseau spatial impliqué dans des missions située dansl’espace lointain. Dès lors que la redondance existe dans les capteurs et que les roues de réaction ne sontpas utilisées durant la phase de rendez-vous, le travail présenté dans cette thèse est orienté seulementvers les systèmes de propulsion par tuyères. Les défaillances examinées ont été définies conformément auxexigences de l’ESA et de TAS et suivant leurs expériences. Les approches FDI/FTC présentées s’appuientsur la redondance de capteurs, la redirection de contrôle et sur les méthodes de réallocation de contrôle,ainsi que le FDI hiérarchique, y compris les approches à base de signaux au niveau de capteurs, les approchesà base de modèle de détection/localisation de défauts de propulseur et la surveillance de sécuritéde trajectoire. Utilisant un simulateur industriel de haute-fidélité, les indices de performance et de fiabilitéFDI, qui ont été soigneusement choisis accompagnés des campagnes de simulation de robustesse/sensibilitéMonte Carlo, démontrent la viabilité des approches proposées. / The work addressed in this thesis draws expertise from actions undertaken between the EuropeanSpace Agency (ESA), the industry Thales Alenia Space (TAS) and the IMS laboratory (laboratoirede l’Intégration du Matériau au Système) which develop new generations of integrated Guidance, Navigationand Control (GNC) units with fault detection and tolerance capabilities. The reference mission isthe ESA’s Mars Sample Return (MSR) mission. The presented work focuses on the terminal rendezvoussequence of the MSR mission which corresponds to the last few hundred meters until the capture. Thechaser vehicle is the MSR Orbiter, while the passive target is a diameter spherical container. The objectiveat control level is a capture achievement with an accuracy better than a few centimeter. The research workaddressed in this thesis is concerned by the development of model-based Fault Detection and Isolation(FDI) and Fault Tolerant Control (FTC) approaches that could significantly increase the operational andfunctional autonomy of the chaser during rendezvous, and more generally, of spacecraft involved in deepspace missions. Since redundancy exist in the sensors and since the reaction wheels are not used duringthe rendezvous phase, the work presented in this thesis focuses only on the thruster-based propulsionsystem. The investigated faults have been defined in accordance with ESA and TAS requirements andfollowing their experiences. The presented FDI/FTC approaches relies on hardware redundancy in sensors,control redirection and control re-allocation methods and a hierarchical FDI including signal-basedapproaches at sensor level, model-based approaches for thruster fault detection/isolation and trajectorysafety monitoring. Carefully selected performance and reliability indices together with Monte Carlo simulationcampaigns, using a high-fidelity industrial simulator, demonstrate the viability of the proposedapproaches.

Page generated in 0.0438 seconds