• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 9
  • 2
  • 2
  • 2
  • 1
  • Tagged with
  • 23
  • 23
  • 4
  • 4
  • 3
  • 3
  • 3
  • 3
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
21

Diseño de Mecanismos de Grano Fino para la Gestión Eficiente de Consumo y Temperatura en Procesadores Multinúcleo

Cebrián González, Juan Manuel 05 September 2011 (has links)
En la última década los ingenieros informáticos se han enfrentado a profundos cambios en el modo en que se diseñan y fabrican los microprocesadores. Los nuevos procesadores no solo deben ser más rápidos que los anteriores, también deben ser factibles en términos de energía y disipación térmica, sobre todo en dispositivos que trabajan con baterías. Los problemas relacionados con consumo y temperatura son muy comunes en estos procesadores. En esta Tesis analizamos el rendimiento, consumo energético y precisión de diferentes mecanismos de reducción de consumo y descubrimos que no son suficientemente buenos para adaptarse a un límite de consumo con una penalización de rendimiento razonable. Para solucionar este problema proponemos diversas técnicas a nivel de microarquitectura que combinan de manera dinámica varios mecanismos de reducción de consumo para obtener una aproximación al límite de consumo mucho más precisa con una penalización de rendimiento mínima. / In the last decade computer engineers have faced changes in the way microprocessors are designed. New microprocessors do not only need to be faster than the previous generation, but also be feasible in terms of energy consumption and thermal dissipation, especially in battery operated devices. In this Thesis we worked in the design, implementation and testing of microarchitecture techniques for accurately adapting the processor performance to power constraints in the single core scenario, multi-core scenario and 3D die-stacked core scenario. We first designed “Power-Tokens”,to approximate the power being consumed by the processor in real time. Later we proposed different mechanisms based on pipeline throttling, confidence estimation, instruction criticality information, to adapt the processor to a predefined power budget . We also propose some layout optimizations for 3D die-stacked vertical designs.
22

Simulace nadproudové spouště jističe / Simulation of circuit-breaker trip unit

Dostál, Lukáš January 2010 (has links)
Securing of electrical devices is important not only to protect against destruction under the effects of electric current, but also for protection of people or animals against electric shock. With increasing of living standards goes hand in hand increasing of the electricity consumption. Therefore In the grid of low voltage, there are increasing short-circuit currents. With improving technology is posed considerable demand on the performance, security and switching capacity of circuit breakers. This thesis is oriented on development of thermal and electromagnetic switch of circuit breaker on which is put a big demand in development of new types of circuit breakers. The thesis is interesting because of comprehensive use of circuits’ breakers since it can be used in AC and DC networks with frequency of 50 Hz and 400 Hz.
23

Web-based dynamic material modeling

Nanjappa, Jagdish January 2002 (has links)
No description available.

Page generated in 0.0807 seconds