Global ETD Search

1	Power Estimation of High Speed Bit-Parallel Adders / Effektestimering av snabba bitparallella adderare Åslund, Anders January 2004 (has links) <p>Fast addition is essential in many DSP algorithms. Various structures have been introduced to speed up the time critical carry propagation. For high throughput applications, however, it may be necessary to introduce pipelining. In this report the power consumption of four different adder structures, with varying word length and different number of pipeline cuts, is compared. </p><p>Out of the four adder structures compared, the Kogge-Stone parallel prefix adder proves to be the best choice most of the time. The Brent-Kung parallel prefix adder is also a good choice, but the maximal throughput does not reach as high as the maximal throughput of the Kogge-Stone parallel prefix adder.</p> Electronics Power simulations Pipelining Adder Ripple carry Conditional sum Brent-Kung Kogge-Stone Parallel prefix VHDL DSP Elektronik Electronics Elektronik
2	Power Estimation of High Speed Bit-Parallel Adders / Effektestimering av snabba bitparallella adderare Åslund, Anders January 2004 (has links) Fast addition is essential in many DSP algorithms. Various structures have been introduced to speed up the time critical carry propagation. For high throughput applications, however, it may be necessary to introduce pipelining. In this report the power consumption of four different adder structures, with varying word length and different number of pipeline cuts, is compared. Out of the four adder structures compared, the Kogge-Stone parallel prefix adder proves to be the best choice most of the time. The Brent-Kung parallel prefix adder is also a good choice, but the maximal throughput does not reach as high as the maximal throughput of the Kogge-Stone parallel prefix adder. Electronics Power simulations Pipelining Adder Ripple carry Conditional sum Brent-Kung Kogge-Stone Parallel prefix VHDL DSP Elektronik Electronics Elektronik
3	Implementation of Pipelined Bit-parallel Adders Wei, Lan January 2003 (has links) <p>Bit-parallel addition can be performed using a number of adder structures with different area and latency. However, the power consumption of different adder structures is not well studied. Further, the effect of pipelining adders to increase the throughput is not well studied. In this thesis four different adders are described, implemented in VHDL and compared after synthesis. The results give a general idea of the time-delay-power tradeoffs between the adder structures. Pipelining is shown to be a good technique for increasing the circuit speed.</p> Electronics Adder Ripple carry adder Carry look-ahead adder Carry select adder Carry save adder Pipelining Power consumption Elektronik Electronics Elektronik
4	Implementation of Pipelined Bit-parallel Adders Wei, Lan January 2003 (has links) Bit-parallel addition can be performed using a number of adder structures with different area and latency. However, the power consumption of different adder structures is not well studied. Further, the effect of pipelining adders to increase the throughput is not well studied. In this thesis four different adders are described, implemented in VHDL and compared after synthesis. The results give a general idea of the time-delay-power tradeoffs between the adder structures. Pipelining is shown to be a good technique for increasing the circuit speed. Electronics Adder Ripple carry adder Carry look-ahead adder Carry select adder Carry save adder Pipelining Power consumption Elektronik Electronics Elektronik

1

Page generated in 0.0567 seconds