1 |
Design and analysis of nonlinear sampled-data control systemsBridgett, Nicholas Arthur January 1991 (has links)
No description available.
|
2 |
Analyse und Anwendung stochastischer Quantisierungsprinzipien in Analog/Digital-Wandlern /Berndt, Holger. January 2008 (has links)
Techn. Univ., Diss.--Dresden, 2007.
|
3 |
Betrachtungen zur Wirkungsweise von S-D-Modulatoren [Sigma-Delta-Modulatoren]Metzger, Bob. January 2001 (has links)
Ilmenau, Techn. Universiẗat, Diss., 2001.
|
4 |
A continuous-time asynchronous Sigma Delta analog to digital converter for broadband wireless receiver with adaptive digital calibration techniqueNg, Sheung Yan 29 September 2009 (has links)
No description available.
|
5 |
Design of Multi-bit Sigma-Delta Modulators for Digital Wireless CommunicationsLi, Bingxin January 2003 (has links)
The ever advance of CMOS digital circuit process leads tothe trend of digitizing an analog signal and performing digitalsignal processing as early as possible in a signal processingsystem, which in turn leads to an increasing requirement onanalog- to-digital converter (ADC). A wireless transceiver is asuch kind of signal processing system. Conventionaltransceivers manipulate (filter, amplify and mix) the signalmostly in analog domain. Since analog filters are difficult todesign onchip, the system integration level is low. Moderntransceivers shift many of these tasks to digital domain, wherethe filtering and channel selection can be realized moreaccurately and more compactly. However the price for the highintegration level is the critical requirement on the ADC,because the simplified analog part sends not only the weaksignal but also the unwanted strong neighboring channel to theADC. In order to digitize the needed signal in the presence ofstrong disturbances, a high dynamic-range and high-speed ADC isneeded. Sigma Delta ADCs are promising candidates for A/D conversionin modern wireless transceivers. They are naturally suitablefor high-resolution narrow-band A/D conversions. With thedevelopment of processing and design techniques, sigma deltaADCs are expanding their applications to moderate-band area,such as wireless communication baseband processing. Currentlymobile communication systems are migrating from 2G to 3G. In 2Gsystems the baseband width is in the order of hundred kHz,while in 3G systems the baseband width is in the order of MHz.To face the challenge of designing a high resolution sigmadelta ADC with large bandwidth, a multi-bit internal quantizeris often used. In this thesis special design considerations onmulti-bit sigma delta modulators are discussed. The biggestdrawback of multi-bit sigma delta modulators isthe need of anextra circuit to attenuate or compensate the internal multi-bitDAC non-linearity. This thesis provides a comprehensiveanalysis of the solution which combines a multi-bit quantizerwith a 1-bit DAC in a sigma delta modulator. The theoreticalanalysis result is verified by measurement results. Anothertopic addressed in the thesis is how to reduce the multi-bitquantizer complexity. It is shown that by using a semiuniformquantizer, the quantizer can reduce its complexity by one-bityet still maintain the same modulator dynamic range. Theperformance of the semi-uniform quantizer is also verified bymeasurement results.
|
6 |
Implementation of a Low-Cost Analog-to-Digital Converter for Audio Applications Using an FPGAHellman, Johan January 2013 (has links)
The aim of this master’s thesis is to implement an ADC (Analog-to-Digital Converter) foraudio applications using external components together with an FPGA (Field-ProgrammableGate Array). The focus is on making the ADC low-cost and it is desirable to achieve 16-bitresolution at 48 KS/s. Since large FPGA’s have numerous I/O-pins, there are usually someunused pins and logic available in the FPGA that can be used for other purposes. This istaken advantage of, to make the ADC as low-cost as possible.This thesis presents two solutions: (1) a - (Sigma-Delta) converter with a first order passive loop-filter and (2) a - converter with a second order active loop-filter. The solutionshave been designed on a PCB (Printed Curcuit Board) with a Xilinx Spartan-6 FPGA. Bothsolutions take advantage of the LVDS (Low-Voltage-Differential-Signaling) input buffers inthe FPGA.(1) achieves a peak SNDR (Signal-to-noise-and-distortion-ratio) of 62.3 dB (ENOB (Effectivenumber of bits) 10.06 bits) and (2) achieves a peak SNDR of 80.3 dB (ENOB 13.04). (1) isvery low-cost ($0.06) but is not suitable for high-precision audio applications. (2) costs $0.53for mono audio and $0.71 for stereo audio and is comparable with the solution used today:an external ADC (PCM1807).
|
7 |
Design of Multi-bit Sigma-Delta Modulators for Digital Wireless CommunicationsLi, Bingxin January 2003 (has links)
<p>The ever advance of CMOS digital circuit process leads tothe trend of digitizing an analog signal and performing digitalsignal processing as early as possible in a signal processingsystem, which in turn leads to an increasing requirement onanalog- to-digital converter (ADC). A wireless transceiver is asuch kind of signal processing system. Conventionaltransceivers manipulate (filter, amplify and mix) the signalmostly in analog domain. Since analog filters are difficult todesign onchip, the system integration level is low. Moderntransceivers shift many of these tasks to digital domain, wherethe filtering and channel selection can be realized moreaccurately and more compactly. However the price for the highintegration level is the critical requirement on the ADC,because the simplified analog part sends not only the weaksignal but also the unwanted strong neighboring channel to theADC. In order to digitize the needed signal in the presence ofstrong disturbances, a high dynamic-range and high-speed ADC isneeded.</p><p>Sigma Delta ADCs are promising candidates for A/D conversionin modern wireless transceivers. They are naturally suitablefor high-resolution narrow-band A/D conversions. With thedevelopment of processing and design techniques, sigma deltaADCs are expanding their applications to moderate-band area,such as wireless communication baseband processing. Currentlymobile communication systems are migrating from 2G to 3G. In 2Gsystems the baseband width is in the order of hundred kHz,while in 3G systems the baseband width is in the order of MHz.To face the challenge of designing a high resolution sigmadelta ADC with large bandwidth, a multi-bit internal quantizeris often used. In this thesis special design considerations onmulti-bit sigma delta modulators are discussed. The biggestdrawback of multi-bit sigma delta modulators isthe need of anextra circuit to attenuate or compensate the internal multi-bitDAC non-linearity. This thesis provides a comprehensiveanalysis of the solution which combines a multi-bit quantizerwith a 1-bit DAC in a sigma delta modulator. The theoreticalanalysis result is verified by measurement results. Anothertopic addressed in the thesis is how to reduce the multi-bitquantizer complexity. It is shown that by using a semiuniformquantizer, the quantizer can reduce its complexity by one-bityet still maintain the same modulator dynamic range. Theperformance of the semi-uniform quantizer is also verified bymeasurement results.</p>
|
8 |
Projeto e implementação de um transdutor sigma-delta térmico linearRosa, Valter da Conceição 03 1900 (has links)
Submitted by LIVIA FREITAS (livia.freitas@ufba.br) on 2016-02-11T15:51:35Z
No. of bitstreams: 2
Dissertação Valter Rosa Final.pdf: 1512420 bytes, checksum: 811f5df7098e18be53c381062af9cc3b (MD5)
Dissertação Valter Rosa Slides.pdf: 1374433 bytes, checksum: bfaed0d5d9b84eb83d2ca08c5f500647 (MD5) / Approved for entry into archive by Uillis de Assis Santos (uillis.assis@ufba.br) on 2016-02-15T21:22:17Z (GMT) No. of bitstreams: 2
Dissertação Valter Rosa Final.pdf: 1512420 bytes, checksum: 811f5df7098e18be53c381062af9cc3b (MD5)
Dissertação Valter Rosa Slides.pdf: 1374433 bytes, checksum: bfaed0d5d9b84eb83d2ca08c5f500647 (MD5) / Made available in DSpace on 2016-02-15T21:22:17Z (GMT). No. of bitstreams: 2
Dissertação Valter Rosa Final.pdf: 1512420 bytes, checksum: 811f5df7098e18be53c381062af9cc3b (MD5)
Dissertação Valter Rosa Slides.pdf: 1374433 bytes, checksum: bfaed0d5d9b84eb83d2ca08c5f500647 (MD5) / Neste trabalho é mostrado um transdutor sigma-delta térmico, i.e., um circuito realimentado baseado no modulador sigma-delta térmico. O circuito tem como base um modulador sigma-delta de primeira ordem de um bit, no qual algumas partes da conversão são realizadas por um termistor, po-dendo ser usado para realizar medidas digitais das grandezas que interagem com o sensor como: temperatura, radiação térmica e velocidade de fluido. Baseado neste princípio é demonstrado, através de uma aplicação completa, que a saída digital do circuito transdutor é intrinsecamente linear com a tempe-ratura ambiente em toda a faixa de medição. São demonstradas as equações que descrevem o comportamento do circuito e mostrados os resultados de simulação e experimentais obtidos. Adicionalmente é apresentada uma versão do circuito para medição de radia-ção térmica em que a saída digital tem também um comportamento intrinseca-mente linear com a grandeza medida.
|
9 |
DESIGN PROCEDURES FOR SIGMA DELTA MODULATORSJAIN, MOHIT 28 September 2005 (has links)
No description available.
|
10 |
Design and Implementation of Sigma-Delta Converter : in Oversampling frequency / Design and Implementation of Sigma-Delta Converter in Oversampling frequencyPan, Yaobin, Li, Xizhuo January 2016 (has links)
Nowadays, Sigma-Delta analog-to-digital converters have been widely used in the technology of analog-to-digital conversion. It depends on the merits that the approach of Sigma-Delta has. The signal converted by oversampling is precise and well-suited in signal processing systems.This thesis mainly focuses on the principles and simulations of fundamental first-order Sigma-Delta converter, and some brief introductions about other Sigma-Delta converters.The main researches of this thesis are as follows: (1)This thesis shows not only the path about development of technology of different ADCs, but also the features and principles of these ADCs and their structures. (2)The thesis discusses how the technologies of oversampling and noise shaping are used in Sigma-Delta analog-to-digital conversion. (3)Illustrate different orders Sigma-Delta converters in different bits and their advantages and disadvantages, respectively. (4)The simulation is given in Matlab(Simulink). Typical first-order SigmaDelta converter is simulated with additional noise which will impact the input signal when implement. / Sigma-Delta Converter
|
Page generated in 0.0383 seconds