1 |
Implementace platformy počítače Z80 do FPGA / Z80 FPGA coreNovotný, Tomáš January 2012 (has links)
This master thesis deals with Z80 core implementation inside FPGA. In this thesis we discuss possible cabalities of the core as a microcontroller or as a ZX Spectrum. There is also described proposed control system, which can change contents of the memory and registers during communication with PC via serial line. There are also shown a describe of development tools, especially compilers and development boards, which we have used.
|
2 |
Implementering av RS232-protokoll / Implementation of a RS232 protocollKarlsson, Tomas January 2002 (has links)
Den här rapporten innehåller information om hur man skapar en länk mellan en dator och ett minne via en dators serieport. Ett RS232-protokoll används för att upprätthålla den här länken. För att ta hand om minnet samt upprätthålla kommunikationen med datorn har en FPGA programmerats. Intel hex8 formatet används för datan. Ett program för Windows 98 skapades också. Programmet öppnar en fil och läser tecken. Tecknen översätts till heltal som sänds till serieporten. Programmet kan också spara data till en fil. Data hämtas från minnet via serieporten. / This report contains information how to establish a link between a computer and a memory through the serialport of a computer. The RS232 protocol is used to establish this link. To handle the memory and the communication with the computer a FPGA has been programmed. The data is in Intel hex8 format. A program for Windows 98 were also created. The program opens a file and reads characters from it. The charcters are translated into integers which are sent to the serialport. The program can also store data, recieved from the serialport, to a file.
|
3 |
Implementering av RS232-protokoll / Implementation of a RS232 protocollKarlsson, Tomas January 2002 (has links)
<p>Den här rapporten innehåller information om hur man skapar en länk mellan en dator och ett minne via en dators serieport. Ett RS232-protokoll används för att upprätthålla den här länken. För att ta hand om minnet samt upprätthålla kommunikationen med datorn har en FPGA programmerats. Intel hex8 formatet används för datan. Ett program för Windows 98 skapades också. Programmet öppnar en fil och läser tecken. Tecknen översätts till heltal som sänds till serieporten. Programmet kan också spara data till en fil. Data hämtas från minnet via serieporten.</p> / <p>This report contains information how to establish a link between a computer and a memory through the serialport of a computer. The RS232 protocol is used to establish this link. To handle the memory and the communication with the computer a FPGA has been programmed. The data is in Intel hex8 format. A program for Windows 98 were also created. The program opens a file and reads characters from it. The charcters are translated into integers which are sent to the serialport. The program can also store data, recieved from the serialport, to a file.</p>
|
4 |
Neural Network for Monitoring Infant Feeding Process in the SmartBottle DeviceGuan, Jiajun 01 May 2021 (has links) (PDF)
To research the relationship between Childhood obesity and infant feeding patterns, the Electrical Engineering Department at California Polytechnic State University has designed a SmartBottle device attaching to the bottom of a baby bottle to monitor the infant feeding process. This project mainly focuses on the software and firmware design, as well as the neural network design of the SmartBottle device. The SmartBottle device is designed to identify infant feeding activities and to record related data for overweight and obesity research on children. This device includes a 6-dimensional inertial sensor that contains a 3-axis digital accelerometer and a 3-axis digital gyroscope. The measurement of this inertial sensor is passed into a neural network to identify drinking events and to measure the bottle-feeding angle. This device also includes a load sensor, a real-time clock, and an SD card to measure feeding amounts, record feeding time, and store real-time data.
To obtain training data for the NN, device firmware was written to record feeding event data with the aid of a lab assistant familiar with typical feeding actions. Once a large set of data was collected, it was separated into two groups for neural network training and testing. The resulting neural network was repeatedly evaluated by lab assistants and rebuilt until it fully satisfied all the requirements. Finally, according to users’ preferences, the last step was to optimize the software and have it ready to be used for laboratory-based research.
|
5 |
Trådlösåterställning av industriella ljusskydd : Trådlösåterställning av ljusridåer/ljusbommar med ett öppet lasersystemLindholm, Viktor January 2017 (has links)
Ljusbommar/ljusridåer är ett vanligt säkerhetsskydd på dagens industrier, där arbete görs vid rörliga delar. Det ställs höga säkerhetskrav på ljusbommar/ljusridåer. När ett skydd bryts behöver det återställas och detta görs vanligtvis med en tryckknapp. Detta system medför ett hinder i situationer där truckar används, eftersom att arbetaren behöver kliva ur trucken för att göra återställning av skyddet. Ett trådlöst system av återställningen är lösningen på problemet, men det ställs krav på ett sådant system. Ett öppet lasersystem har valts att undersökas om det skulle kunna uppfylla de krav som ställs. För att testa om ett öppet lasersystem skulle kunna användas togs en prototyp fram. Prototypen bestod av en lasermodul som sändare och en solcell som mottagare. Systemet styrdes av två stycken mikrokontrollers som kommunicerade via UART. Prototypen testades för hur stabilt systemet var mot ljusstörningar och inom vilket område det var begränsat. Det visade sig att den prototyp som tagits fram inte fungerade när störningsljus med frekvenser i sig belyste mottagaren. Prototypens områdesbegränsning visade sig var alldeles för stor. Slutsatsen av undersökningen var att det är teoretiskt möjligt att byta ut knappen mot ett öppet lasersystem, dock inte med den prototyp som togs fram. Det behövs istället en prototyp som måste bearbetas mer för att kunna uppfylla de krav som skulle ställas för trådlösåterställning av ljusbommar/ljusridåer. / Light beams / light curtains are a common safety guard on today's industries, where work is done on moving parts. High safety requirements are imposed on light beams / light curtains. When a protection is broken, it needs to be reset and this is usually done with a pushbutton. This system in which truckers are used, a problem arises, because the worker needs to get out of the truck to repair the guard. A wireless recovery system is the solution to the problem, but it needs to meet high standards. An open laser system has been chosen to be investigated if it could meet the requirements. To test if an open laser system could be used, a prototype was taken. The prototype consists of a laser module as a transmitter and a solar cell as a receiver. The system is controlled by two microcontrollers communicating via UART. The prototype was tested for how stable the system was and in which area it was limited. It turned out that the prototype produced did not work when the interference light with frequencies in itself illuminated the receiver. The prototype area restriction proved to be too wide in the area. The conclusion of the survey was that it is theoretically possible to replace the button with an open laser system. However, not with the prototype that was presented, but with a prototype that has to be processed more to meet the requirements for wireless reset of light bombs / light curtains.
|
6 |
Design of an FPGA Based JTAG Recorder for use in Production of IPTV Set-Top Boxes / Design av en FPGA-baserad JTAG-inspelare för användning i produktion av IPTV set-top boxarAndreasson, Robert January 2009 (has links)
<p>This thesis evaluates the possibility to replace the manufacturer dependent JTAG device used in the production tests of IPTV set-top boxes for storing the boot loader in the main memory in order to start the box for the first time. An FPGA based prototype was built in order to see if it is possible to record the JTAG signals, to an external DDR SDRAM, without understanding them and be able to perform a delayed playback resulting in the same bahavoir as with the original JTAG device.Overall the thesis was succesful and it shows that it is infact feasible to create a JTAG recorder based on an FPGA. A lot of data is used for storing the sequence though so the use of a fast memory is cruicial. However in this thesis the speed of both the recording and the delayed playback was reduced in order to work properly.</p>
|
7 |
Vme Slave Implementation On FpgaZorer, Tolga 01 November 2008 (has links) (PDF)
In today&rsquo / s complex technological systems, there is a need of multi tasking several
units running in accordance. Each unit is composed of several intelligent
microcontroller cards. Each intelligent card performs a different task that the unit is
responsible of. For this reason, there is a need of common communication bus
between these cards in order to accomplish the task duties. VME (Versa Module
Euro-Card) bus is a well known, the most reliable and the commonly used
communication bus, even if it was standardized three decades ago. In this thesis
work, the world wide accepted VME parallel bus protocol is implemented on FPGA
(Field programmable Gate Array). The implementation covers the VME standard
slave protocols. The VME Slave Module has been developed by VHDL (Very high
level Hardware Description Language). The simulations have been carried over a
computer based environment. After the verification of the VHDL code, an
Intellectual Property (IP) core is synthesized and loaded into the FPGA. The FPGA
based printed circuit board has been designed and the IP core&rsquo / s function has been
tested by bus protocol checkers for all of its functionality. The designed hardware
has several standard serial communication ports, such as / USB, UART and I2C.
Through the developed card and the add-on units, it is also possible to communicate
with these serial ports over the VME bus.
|
8 |
Design of an FPGA Based JTAG Recorder for use in Production of IPTV Set-Top Boxes / Design av en FPGA-baserad JTAG-inspelare för användning i produktion av IPTV set-top boxarAndreasson, Robert January 2009 (has links)
This thesis evaluates the possibility to replace the manufacturer dependent JTAG device used in the production tests of IPTV set-top boxes for storing the boot loader in the main memory in order to start the box for the first time. An FPGA based prototype was built in order to see if it is possible to record the JTAG signals, to an external DDR SDRAM, without understanding them and be able to perform a delayed playback resulting in the same bahavoir as with the original JTAG device.Overall the thesis was succesful and it shows that it is infact feasible to create a JTAG recorder based on an FPGA. A lot of data is used for storing the sequence though so the use of a fast memory is cruicial. However in this thesis the speed of both the recording and the delayed playback was reduced in order to work properly.
|
9 |
Aplikace počítače v ultralehkém letounu / Applications of Computers in Ultramicro AircraftŽůrek, Daniel January 2017 (has links)
The master thesis deals with the possibilities for monitoring the operation of ultralight aircraft or helicopters . The aim is to create a system for the determination of aircraft operating parameters with a main focus on motion detection and evaluation . The thesis describes speed sensing methods , acceleration measurement , frequency measurement methods , wireless communication , serial line communication , hardware and software implementation of the embedded system, and finally description of the implementation of the mobile application .
|
10 |
Přípravek pro emulaci senzorů / Sensor emulation toolGromeš, Jan January 2020 (has links)
The goal of this thesis is design of platform capable of sensor output emulation. The platform allows to emulate either digital sensors, communicating over UART, SPI, I2C, CAN and RS-485 buses, or analog sensors and sensors with frequency output. Design of computer interface to configure the platform is also a part of the thesis. Special emphasis is placed on the universality and overall user-friendliness of the entire system.
|
Page generated in 0.0262 seconds