1 |
A Theoretical Study to Design an Improved Dispersion Map and the Fiber Effective Area Tolerance for the Long-haul RZ-DPSK System Using the DFFKao, Wei-Hsiang 27 June 2011 (has links)
Long-haul optical fiber communication system is an important technology to support the latest broadband communication in the world, and there is strong competition in optical long-haul transmission to achieve high channel bit rates and large transmission capacity. Therefore, it is important to study a technology to improve the performance of such system. As we have already known, return-to-zero differential phase shift keying (RZ-DPSK) is an attractive solution to improve the long distance transmission system performance compared to the conventional on-off keying (OOK) in a 10-Gb/s system, because it has a high nonlinear tolerance.
The dispersion flattened fiber (DFF) is attractive for its ability to improve the system performance. Therefore, it is possible to improve the transmission performance by a combination of the RZ-DPSK and the DFF, and one important technology of the current long-haul optical fiber communication system is the dispersion map. And it is widely deployed for already installed undersea optical fiber communication system in the world.
A previous study reported that the blockless type dispersion map showed a superior performance than the block type dispersion map, and some efforts to improve the transmission performance of the block type map were conducted. Fundamental idea to improve the transmission performance of the block type map is to reduce the zero crossing points, and one idea is to shift the map toward the positive or the negative cumulative dispersion to reduce the zero crossing points within the map, but it was not so successful. The other idea is to tilt the dispersion map and it was more successful but not good enough.
In this master thesis, I continued the study to improve the long-haul RZ-DPSK system performance using the block type dispersion map. One new idea of the dispersion map shifting, the split shifting, was tried, and another new idea of the dispersion map tilting, the split tilting, was examined. The performance with different repeater output power and different compensation scheme within the dispersion map was simulated by a numerical simulator .The goal is, following previous research, to clarify improved dispersion map design of the long-haul RZ-DPSK based transmission and find the effective method to improve the transmission performance.
In addition, I also investigate tolerance of the effective area of the transmission fiber theoretically for the long-haul RZ-DPSK system based on the DFF.
|
2 |
A METHODOLOGY OF SPICE SIMULATION TO EXTRACT SRAM SETUP AND HOLD TIMING PARAMETERS BASED ON DFF DELAY DEGRADATIONZhang, Xiaowei 01 January 2015 (has links)
SRAM is a significant component in high speed computer design, which serves mainly as high speed storage elements like register files in microprocessors, or the interface like multiple-level caches between high speed processing elements and low speed peripherals. One method to design the SRAM is to use commercial memory compiler. Such compiler can generate different density/speed SRAM designs with single/dual/multiple ports to fulfill design purpose. There are discrepancy of the SRAM timing parameters between extracted layout netlist SPICE simulation vs. equation-based Liberty file (.lib) by a commercial memory compiler. This compiler takes spec values as its input and uses them as the starting points to generate the timing tables/matrices in the .lib. Originally large spec values are given to guarantee design correctness. While such spec values are usually too pessimistic when comparing with the results from extracted layout SPICE simulation, which serves as the “golden” rule. Besides, there is no margin information built-in such .lib generated by this compiler.
A new methodology is proposed to get accurate spec values for the input of this compiler to generate more realistic matrices in .lib, which will benefit during the integration of the SRAM IP and timing analysis.
|
3 |
Nuclear transport of the DNA fragmentation factor via the classical importin α/β-pathway / Kerntransport des DNA-Fragmentierungsfaktors über den klassischen Importin α/β-TransportwegNeimanis, Sonja 04 May 2007 (has links)
No description available.
|
4 |
Understanding Sub-threshold source coupled logic for ultra-low power applicationRoy, Sajib, Nipun, Md. Murad Kabir January 2011 (has links)
This thesis work primarily focuses on the applicability of sub-threshold source coupled logic (STSCL) for building digital circuits and systems that run at very low voltage and promise to provide desirable performance with excellent energy savings. Sectors like bio-engineering and smart sensors require the energy consumption to be effectively very low for long battery life. Alongside meeting the ultra-low power specification, the system must also be reliable, robust, and perform well under harsh conditions. In this thesis work, logic gates are designed and analyzed, using STSCL. These gates are further used for implementation of digital subsystems in small-sized smart dust sensors which would operate at very low supply voltages and consume extremely low power. For understanding the performance of STSCL with respect to ultra-low power and energy; a seven-stage ring oscillator, a 4-by-4 array multiplier, a fifth-order FIR filter and finally a fifty-fifth-order FIR filter were designed. The subcircuits and systems have been simulated for different supply voltages, scaling down to 0.2 V, at different temperature values (-20oC and 70oC) in both 45 nm and 65 nm process technologies. The chosen architectures for the FIR filters and array multiplier were conventional and essentially taken from traditional CMOS-based designs. The simulated results are studied, analyzed and compared with same CMOS-based digital circuits. The results show on the advantage of STSCL-based digital systems over CMOS. Simulation results provide an energy consumption of 1.1388 nJ for a fifty-fifth-order FIR filter, at low temperatures (-20oC), using STSCL logic, which is comparatively less than for the corresponding CMOS logic implementation.
|
5 |
An On-Chip Memory for Testing of High-Speed Mixed-Signal CircuitsOmar, Omar Jaber January 2013 (has links)
Mixed-signal processing systems especially data converters can be reliably tested at high frequencies using on-chip testing schemes based on memory. In this thesis, an on-chip testing strategy based on shift registers/memory (2 k bits) has been proposed for digital-to-analog converters (DACs) operating at 5 GHz. The proposed design uses word length of 8 bits in order to test DAC at high speed of 5 GHz. The proposed testing strategy has been designed in standard 65 nm CMOS technology with additional requirement of 1-V supply. This design has been implemented using Cadence IC design environment. The additional advantage of the proposed testing strategy is that it requires lower number of I/O pins and avoids the large number of high speed I/O pads. It therefore also solves the problem of the bandwidth limitation that is associated with I/O transmission paths. The design of the on-chip tester based on memory contains no analog block and is implemented entirely in digital domain. In the proposed design, low frequency of 1 MHz has been used outside the chip to load the data into the memory during the write mode. During the read mode, the frequency of 625 MHz is used to read the data from the memory. A multiplexing system is used to reuse the stored data during read mode to test the intended functionality and performance. In order to convert the parallel data into serial data at high frequency at the memory output, serializer has been used. By using the frequencies of 1.25 GHz and 2.5 GHz, the serializer speeds up the data from the lower frequency of 625 MHz to the highest frequency of 5 GHz in order to test DAC at 5 GHz.
|
6 |
Netlist Security Algorithm Acceleration Using OpenCL on FPGAsPelini, Nicholas Michael 28 August 2017 (has links)
No description available.
|
7 |
Fokusovací techniky optického měření 3D vlastností / Focus techniques of optical measurement of 3D featuresMacháček, Jan January 2021 (has links)
This thesis deals with optical distance measurement and 3D scene measurement using focusing techniques with focus on confocal microscopy, depth from focus and depth from defocus. Theoretical part of the thesis is about different approaches to depth map generation and also about micro image defocusing technique for measuring refractive index of transparent materials. Then the camera calibration for focused techniques is described. In the next part of the thesis is described experimentally verification of depth from focus and depth from defocus techniques. For the first technique are shown results of depth map generation and for the second technique is shown comparison between measured distance values and real distance values. Finally, the discussed techniques are compared and evaluated.
|
8 |
Monitoring anti-infectives and antibiotic resistance genes : with focus on analytical method development, effects of antibiotics and national perspectivesKhan, Ghazanfar Ali January 2012 (has links)
Antibiotics are biologically active and are globally used in humans and animal medicine for treatment and in sub-therapeutic amounts as growth promoters in animal husbandry, aquaculture and agriculture. After excretion, inappropriate disposal and discharge from drug production facilities they enter into water bodies either as intact drugs, metabolites or transformed products. In water environments they promote development of antibiotic resistance genes (ARGs) which could serve as a reservoir and be horizontally transferred to human-associated bacteria and thus contribute to AR proliferation. Measurement of antibiotics has been revolutionized with the usage of solid phase extraction (SPE) for enrichment followed by Liquid chromatography mass spectrometry (LC-MS). On-line SPE coupled to LC-MS/MS has the advantages of high sample throughput, low sample preparation time and minimal solvent utilization. Constructed wetlands (CWs) are potential alternatives to conventional treatment plants to remove organic pollutants. A study at Plönninge, Halmstad was performed to assess the impact of bacterial community pattern and development of resistance in spiked (n=4) and control (n=4). CWs were spiked with antibiotics at environmentally relevant concentrations continuously for 25 days. Shannon Index (H’) were used to determine the bacterial diversity and real-time PCR detected and quantified antibiotic resistance genes (ARGs) sulI, tetA, tetB, erm, dfrA1, qnrS and vanB and class 1 integrons intI1. No significant differences in bacterial compositions or in ARGs or integron concentrations could be discerned between exposed and control wetlands. A study conducted in Northern Pakistan showed that the antibiotic levels in most studied rivers were comparable to surface water measurements in unpolluted sites in Europe and the US. However, high levels of antibiotics were detected in the river in close vicinity of the 10 million city Lahore, e.g. 4600 ng L−1 sulfamethoxazole. Highest detected levels were at one of the drug formulation facilities, with measured levels up to 49000 ng L−1 of sulfamethoxazole for example. The highest levels of ARGs detected, sul1 and dfrA1, were directly associated with the antibiotics detected at the highest concentrations, sulfamethoxazole and trimethoprim. In the study in UK, sewage epidemiology surveillance is used to measure the oseltamivir carboxylate (OC), metabolite of oseltamivir (parent drug) in twenty four time proportional hourly influent samples from two WWTPs and then back-calculations were made to assess the compliance of drug. Predicted users of oseltamivir, based on measured OC in waste water, ranged from 3-4 and 120-154 people for the two WWTP catchments, respectively, which are consistent with the projected use from national antiviral allocation statistics, 3-8 and 108-270, respectively. Scenario analysis suggests compliance was likely between 45-60% in the study regions.
|
Page generated in 0.0373 seconds