Control of solid state ordering in conjugated small molecules is paramount to the continued development and implementation of organic materials in electronic devices. However, there exists no reliable method on which to predicatively determine how a change to the molecular structure will impact the solid-state packing. As such, the molecule must be synthesized before its solid-state packing can be definitively evaluated. However, once the packing structure of a material is known there exist both qualitative structure- function relationships derived from the literature, as well as quantitative computational methods that can be employed to suggest if a material will perform well in a given device. This type of bottom-up strategy is used in Chapter 2 to design and synthesize a high performance material for organic field effect transistors. A core molecule is synthesized, and through rigorous optimization of pendant and solubilizing groups a material with exceptional solid-state packing is developed and its performance in an organic field effect transistor is discussed. Chapter 3 discusses the use of conjugated organic molecules in conjunction with inorganic materials to develop hybrid organic/inorganic materials. A scalable synthesis is developed so derivatives can be rapidly synthesized and their properties evaluated. Two classes of materials are developed and synthesized: tetracene-based ligands for quantum dots and diammonium-substituted anthracene and tetracene derivatives for 2D-perovskites. Initial results for both classes of materials are presented. Chapter 4 discusses the topochemical photopolymerization of heptacene [4+4] dimers. Multiple derivatives were synthesized in order to give the ideal alignment of molecules in the crystal, followed by irradiation of crystals to give crystal templated polymerization. In Chapter 5, triarylmethane derivatives are synthesized and their performance as radiochromic sensors is evaluated. Chapter 6 involves the development of a robust synthetic scheme toward a difficult to attain π- extended regioisomer of pyrene. Photophysical characterization reveals that the direction of π-extension from the pyrene core has a profound effect on electron delocalization.

Silicon based integrated circuit (IC) technology is approaching its physical limits. For sub 10nm technology nodes, the carbon nanotube (CNT) based field effect transistor has emerged as a promising device because of its excellent electronic properties. One of the major challenges faced by the CNT technology is the unwanted growth of metallic tubes. At present, there is no known CNT fabrication technology which allows the fabrication of 100% semiconducting CNTs. The presence of metallic tubes creates a short between the drain and source terminals of the transistor and has a detrimental impact on the delay, static power and yield of CNT based gates. This thesis will address the challenge of designing robust carbon nanotube based circuits in the presence of metallic tubes. For a small percentage of metallic tubes, circuit level solutions are proposed to increase the functional yield of CNT based gates in the presence of metallic tubes. Accurate analytical models with less than a 3% inaccuracy rate are developed to estimate the yield of CNT based circuit for a different percentage of metallic tubes and different drive strengths of logic gates. Moreover, a design methodology is developed for yield-aware carbon nanotube based circuits in the presence of metallic tubes using different CNFET transistor configurations. Architecture based on regular logic bricks with underlying hybrid CNFET configurations are developed which gives better trade-offs in terms of performance, power, and functional yield. In the case when the percentage of metallic tubes is large, the proposed circuit level techniques are not sufficient. Extra processing techniques must be applied to remove the metallic tubes. The tube removal techniques have trade-offs, as the removal process is not perfect and removes semiconducting tubes in addition to removing unwanted metallic tubes. As a result, stochastic removal of tubes from the drive and fanout gate(s) results in large variation in the performance of CNFET based gates and in the worst case open circuit gates. A Monte Carlo simulation engine is developed to estimate the impact of the removal of tubes on the performance and power of CNFET based logic gates. For a quick estimation of functional yield of logic gates, accurate analytical models are developed to estimate the functional yield of logic gates when a fraction of the tubes are removed. An efficient tube level redundancy (TLR) is proposed, resulting in a high functional yield of carbon nanotube based circuits with minimal overheads in terms of area and power when large fraction of tubes are removed. Furthermore, for applications where parallelism can be utilized we propose to increase the functional yield of the CNFET based circuits by increasing the logic depth of gates.

This thesis describes the development and demonstration of a new technique for the fabrication of well-defined quantum dots in a bulk silicon substrate, for potential applications such as quantum computation in coupled quantum dots. Hall characterisation was performed on double-gated mesaMetal-Oxide- Semiconductor Field-Effect Transistors (MOSFETs) on a silicon-on-insulator (SOI) substrate, for the purpose of silicon quantum dots in etched nanowires on SOI. Carrier density and mobility results are presented, demonstrating top- and backgate control over the two inversion layers created at the upper and lower surfaces of the superficial silicon mesa. A new technique is developed enabling effective depletion gating of quantum dots in a bulk silicon substrate. A lower layer of aluminium gates is defined using electron beam lithography; the surface of these gates is oxidised using a plasma oxidation technique; and a further layer of aluminium gates is deposited. The lower gates form tunable tunnel barriers in the narrow inversion layer channel created by the upper MOSFET gate. The two layers of gates are electrically isolated by the localised layer of aluminium oxide. Low-temperature transport spectroscopy has been performed in both the many electron (∼100 electrons) and the few electron (∼10 electrons) regimes.Excited states in the bias spectroscopy provide evidence of quantum confinement. Preliminary temperature and magnetic field dependence data are presented. These results demonstrate that depletion gates are an effective technique for defining quantum dots in silicon. Furthermore, the demonstration of the first silicon radio-frequency single electron transistor is reported. The island is again defined by electrostatically tunable tunnel barriers in a narrow channel field effect transistor. Charge sensitivities of better than 10μe/√Hz are demonstrated at MHz bandwidth. These results establish that silicon may be used to fabricate fast, sensitive electrometers.

"August 2003" Bibliography: leaves 108-117. 1. Ruthenium-106 ophthalmic applicators -- 2. General principle of thermoluminescent dosimeter -- 3. Study of basic characteristics of CaSO4:Dy TLD -- 4. Measurements of COB and CCA type ruthenium-106 ophthalmic applicator dose distributions -- 5. Determination of the dose rate distribution using a MOSFET detector -- 6. Summary and conclusion. In this project, small CaSO4:Dy TLDs and a semiconductor MOSFET dosimeter were used for the determination of on-axis depth dose-rate distributions of 15-mm and 20-mm ruthenium-106 applicators in acrylic eye phantoms. The TLDs were also used to determine off-axis dose distributions.

This thesis focuses on the design of high voltage MOSFET on SiC and its application in power electronic systems. Parameters extraction for 4H SiC MOS devices is the main focus of the first topic developed in this thesis. Calibration of two-dimensional (2-D) device and circuit simulators (MEDICI and SPICE) with state-of-the-art 4H SiC MOSFETs data are performed, which includes the mobility parameter extraction. The experimental data were obtained from lateral N-channel 4H SiC MOSFETs with nitrided oxide-semiconductor interfaces, exhibiting normal mobility behavior. The presence of increasing interface-trap density (Dit) toward the edge of the conduction band is included during the 2-D device simulation. Using measured distribution of interface-trap density for simulation of the transfer characteristics leads to good agreement with the experimental transfer characteristic. The results demonstrate that both MEDICI and SPICE simulators can be used for design and optimization of 4H SiC MOSFETs and the circuits utilizing these MOSFETs. Based on critical review of SiC power MOSFETs, a new structure of SiC accumulation-mode MOSFET (ACCUFET) designed to address most of the open issues related to MOS interface is proposed. Detailed analysis of the important design parameters of the novel structure is performed using MEDICI with the parameter set used in the calibration process. The novel structure was also compared to alternative ACCUFET approaches, specifically planar and trench-gate ACCUFETs. The comparison shows that the novel structure provides the highest figure of merit for power devices. The analysis of circuit advantages enabled by the novel SiC ACCUFET is given in the final part of this thesis. The results from circuit simulation show that by utilizing the novel SiC ACCUFET the operating frequency of the circuit can be increased 10 times for the same power efficiency of the system. This leads to dramatic improvements in size, weight, cost and thermal management of power electronic systems.

Thesis (Ph. D.)--University of Texas at Austin, 2006. / Vita. Includes bibliographical references.

Thesis (M.S.)--Rochester Institute of Technology, 2007. / Typescript. Includes bibliographical references.

The major limiting factor of DRAM access time is the low transconductance of the MOSFET's which have only limited current drive capability. The bipolar junction transistor(BJT) has a collector current amplification factor, ��, times base current and is limited mostly by the willingness to supply this base current. This collector current is much larger than the MOSFET drain current under similar conditions. The requirements for low power and low power densities results in lower power supply voltages which are also inconsistent with the threshold voltage variations in CMOS technology, as a consequence at least pulsed body bias or synchronous body bias will probably be utilized. Given that of the CMOS body will be driven or the CMOS gate and body connected a BJT technique is proposed for ultra low voltages like Vdd=0.5. Utilizing present CMOS process technology good results can be achieved with ultra low power using gate-body connected transistors and a current sense amplifier. / Graduation date: 1999

Full integration of CMOS low noise amplifiers (LNA) presents a challenge for low cost CMOS receiver systems. A critical problem faced in the design of an RF CMOS LNA is the inaccurate high-frequency noise model of the MOSFET implemented in circuit simulators such as SPICE. Silicon-based monolithic inductors are another bottleneck in RF CMOS design due to their poor quality factor. In this thesis, a CMOS implementation of a fully-integrated differential LNA is presented. A small-signal noise circuit model that includes the two most important noise sources of the MOSFET at radio frequencies, channel thermal noise and induced gate current noise, is developed for CMOS LNA analysis and simulation. Various CMOS LNA architectures are investigated. The optimization techniques and design guidelines and procedures for an LC tuned CMOS LNA are also described. Analysis and modeling of silicon-based monolithic inductors and transformers are presented and it is shown that in fully-differential applications, a monolithic transformer occupies less die area and achieves a higher quality factor compared to two independent inductors with the same total effective inductance. It is also shown that monolithic transformers improve the common-mode rejection of the differential circuits. / Graduation date: 1999

High-accuracy and high-speed CMOS track-and-hold (T/H) or sample-and-hold (S/H) circuits are an important part of the analog-to-digital interface. The switched-capacitor (SC) circuits usually contain one or more op-amps whose dc offset, finite gain, finite bandwidth have a big impact on the accuracy of the track-and-hold circuit. Basic correlated double sampling (CDS) scheme can reduce such effects, but the compensation that it provides may not be good enough for high-accuracy application. Also, the high-quality analog poly-poly capacitors used in most SC circuits are not available in a basic digital CMOS process. The MOSFET-only predictive track-and-hold circuit, discussed in this thesis, replaces the poly-poly capacitors with easily-available low-cost area-saving MOSFET capacitors biased in accumulation region. It also uses the predictive correlated double sampling (CDS) scheme, in which the op-amp predicts its output for the next clock period during the present clock period, so that the adjacent two output samples are nearly the same. The predictive operation results in more correlation between the unwanted signal and the signal that is subtracted during the double sampling, and hence can achieve offset and gain compensation over wider frequency range. Hence, this circuit is suitable for high-accuracy applications, while using only a basic digital process. / Graduation date: 1997