• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 8
  • 7
  • 4
  • 1
  • 1
  • 1
  • 1
  • 1
  • Tagged with
  • 26
  • 26
  • 7
  • 6
  • 6
  • 5
  • 5
  • 5
  • 5
  • 5
  • 5
  • 4
  • 4
  • 4
  • 4
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
11

A Development Platform to Evaluate UAV Runtime Verification Through Hardware-in-the-loop Simulation

Rafeeq, Akhil Ahmed 17 June 2020 (has links)
The popularity and demand for safe autonomous vehicles are on the rise. Advances in semiconductor technology have led to the integration of a wide range of sensors with high-performance computers, all onboard the autonomous vehicles. The complexity of the software controlling the vehicles has also seen steady growth in recent years. Verifying the control software using traditional verification techniques is difficult and thus increases their safety concerns. Runtime verification is an efficient technique to ensure the autonomous vehicle's actions are limited to a set of acceptable behaviors that are deemed safe. The acceptable behaviors are formally described in linear temporal logic (LTL) specifications. The sensor data is actively monitored to verify its adherence to the LTL specifications using monitors. Corrective action is taken if a violation of a specification is found. An unmanned aerial vehicle (UAV) development platform is proposed for the validation of monitors on configurable hardware. A high-fidelity simulator is used to emulate the UAV and the virtual environment, thereby eliminating the need for a real UAV. The platform interfaces the emulated UAV with monitors implemented on configurable hardware and autopilot software running on a flight controller. The proposed platform allows the implementation of monitors in an isolated and scalable manner. Scenarios violating the LTL specifications can be generated in the simulator to validate the functioning of the monitors. / Master of Science / Safety is one of the most crucial factors considered when designing an autonomous vehicle. Modern vehicles that use a machine learning-based control algorithm can have unpredictable behavior in real-world scenarios that were not anticipated while training the algorithm. Verifying the underlying software code with all possible scenarios is a difficult task. Runtime verification is an efficient solution where a relatively simple set of monitors validate the decisions made by the sophisticated control software against a set of predefined rules. If the monitors detect an erroneous behavior, they initiate a predetermined corrective action. Unmanned aerial vehicles (UAVs), like drones, are a class of autonomous vehicles that use complex software to control their flight. This thesis proposes a platform that allows the development and validation of monitors for UAVs using configurable hardware. The UAV is emulated on a high-fidelity simulator, thereby eliminating the time-consuming process of flying and validating monitors on a real UAV. The platform supports the implementation of multiple monitors that can execute in parallel. Scenarios to violate rules and cause the monitors to trigger corrective actions can easily be generated on the simulator.
12

Architektura pro rekonstrukci knihy objednávek s nízkou latencí / Low-Latency Architecture for Order Book Building

Závodník, Tomáš January 2016 (has links)
Information technology forms an important part of the world and algorithmic trading has already become a common concept among traders. The High Frequency Trading (HFT) requires use of special hardware accelerators which are able to provide input response with sufficiently low latency. This master's thesis is focused on design and implementation of an architecture for order book building, which represents an essential part of HFT solutions targeted on financial exchanges. The goal is to use the FPGA technology to process information about an exchange's state with latency so low that the resulting solution is effectively usable in practice. The resulting architecture combines hardware and software in conjunction with fast lookup algorithms to achieve maximum performance without affecting the function or integrity of the order book.
13

Arquitetura de software aviônico de um VANT com requisitos de homologação. / Sem título em inglês

Amianti, Giovani 20 February 2008 (has links)
Recentemente, um crescente número de institutos de pesquisa pelo mundo tem focado seus estudos em veículos aéreos não tripulados (VANT ou, em inglês, UAV - Unmanned Aerial Vehicle), que se revelam muito úteis tanto em aplicações militares quanto civis, pois suas principais vantagens são: a alta confiabilidade, baixo risco à vida, reduzido custo de implantação e manutenção. A pesquisa apresentada neste trabalho integra-se ao projeto BR-UAV em desenvolvimento na empresa Xmobots Sistemas Robóticos LTDA e no Laboratório de Veículos Não Tripulados (LVNT) da Escola Politécnica da USP. O projeto BR-UAV visa a contribuir para a inserção desta tecnologia no país e, para tanto, desenvolve atualmente a plataforma, aviônica e sistema de controle autônomo voltados ao objetivo de monitoramento no espectro visível e infravermelho. O principal requisito do projeto BR-UAV é o desenvolvimento de um sistema aéreo não tripulado capaz de voar dentro do espaço aéreo controlado. Esta pesquisa foca no desenvolvimento do software embarcado, assim este software deve ser desenvolvido de acordo com uma metodologia direcionada a homologação. Por isso, este trabalho propõe uma metodologia que foi baseada em cinco elementos: processo de desenvolvimento, normas, ferramentas de sistema operacional, ferramentas de aplicação e ferramentas matemáticas. Após o estabelecimento dos objetivos, de uma análise do estado da arte em sistemas aviônicos, e da metodologia de certificação, o processo de desenvolvimento foi inicializado. Na fase de engenharia de sistemas, os requisitos de sistema foram capturados. Então a arquitetura de sistema (hardware e software) foi modelada e analisada. A partir desta modelagem de sistema, os requisitos funcionais e temporais de software puderam ser capturados na etapa de análise da fase de engenharia de software. Na etapa de Implementação, o interior dos agentes foi codificado.Além disso, foi implementado o filtro de Kalman estendido para integrar informações de GPS, unidade de medição inercial e bússola. Na etapa de Testes, foram realizados testes de integração funcional e de desempenho computacional. Os resultados demonstraram que o sistema atendeu a todos os requisitos consumindo 38.3% de processamento. Finalmente, os próximos passos desta pesquisa são discutidos. / Recently, an increasing number of research institutes around the world has been focusing their efforts in the study of unmanned aerial vehicles (UAV), which have proved to be very useful both in military and civil applications because of their major advantages: high reliability, reduced risk to life, reduced maintenance and implantation costs. The research presented in this work is part of the BR-UAV project, which is in development at XMobots Sistemas Robóticos LTDA and at the Laboratório de Veículos Não Tripulados of USP (Brazil). This project aims to contribute for the insertion of this technology in Brazil. Particularly, at the present stage, the project includes the development of the platform, avionics and autonomous control system for environment monitoring via visible and infrared spectrums. The main requirement of BR-UAV Project is the development of an unmanned aerial system that could flight in controlled airspace. This research is focused on the development of embedded software, and therefore this software should be developed according to a certification methodology. For this purpose, this work proposes a methodology that was based into five guidelines: development process, norms, operating system tools, application tools and mathematical tools. The development process was started after the statement of objectives and the analysis of the state of art on UAV avionics. In the systems engineering phase, system requirements were captured and then the system architecture (hardware and software) was modeled and analyzed. From the system modeling, the functional and temporal software requirements could be captured in the analysis stage of the software engineering phase. In the Implementation stage, the agents were coded as well as the Extended Kalman Filter for integrating information from GPS, inertial measurement unit and Compass sensors. In the Tests stage, integration tests were performed.The results showed that the system could fulfill requirements using 38.3% of processing consumption. Finally, the next steps of this research are discussed.
14

Extração e reconhecimento de caracteres ópticos a partir do co-projeto de hardware e software sobre plataforma reconfigurável / Extraction and recognition of optical characters based on hardware and software co-design over reconfigurable platform

Dessbesell, Gustavo Fernando 07 March 2008 (has links)
Conselho Nacional de Desenvolvimento Científico e Tecnológico / This work presents the implementation and analysis of a system devoted to the extraction and recognition of optical characters which is based on the hardware and software co-design methodology and built over a reconfigurable platform. Since vision is a very important sense, the research in the field of artificial vision systems has been carried out since the very beginning of the digital era, in the early 60 s. Taking into account the recent evolution experienced by the configurable computing area, a new tendency of research and development of heterogeneous artificial vision systems emerges. Among the main benefits provided by the so called systems on chip are the reduction of power dissipation, financial costs and physical area. In this sense, taking a License Plate Recognition System (LPRS) as a case study, the focus of this work is the implementation of the character localization and recognition steps, while the partitioning of hardware and software resources is based in costbenefit heuristics. Initially, a software-only version of the system is build over an x86 platform. More than to allow the evaluation of several character localization related methods, this software-only version is also intended to be used as parameter of comparison for the embedded version of the system. Regarding the character recognition step, it is performed by the means of an Artificial Neural Network. Based on the results provided by the software-only evaluation system, the implementation of the embedded version is performed, considering an FPGA as platform. In this embedded version, the character localization step consists of a dedicated hardware block, while the character recognition step comprises a piece of software executed in a microprocessor that is physically implemented inside the FPGA. Taking into account a 10 times higher frequency of operation for the processor of the x86 platform, as well as the fact that most of the embedded hardware block employs a clock frequency smaller or equal to 25 MHz, the most noticeable result is the 2.25 times faster speed of processing achieved by the embedded version. Regarding the plate recognition capability, both systems have the same performance, being able to successfully recognize plates in 51.62 % of the cases (considering the best case). Beyond LPRSs, the system developed here could also be employed to build other applications that require optical character recognition features, such as automatic traffic signs recognition and serial number reading of items in a production line. / Este trabalho apresenta a implementação e análise de um sistema voltado à extração e reconhecimento de caracteres ópticos a partir do co-projeto de hardware e software sobre uma plataforma reconfigurável. Por conta da importância atribuída ao sentido da visão, sistemas artificiais capazes de emular as tarefas envolvidas neste processo biológico têm sido alvo de pesquisas desde o surgimento dos primeiros computadores digitais, na década de 60. Tendo em vista a recente evolução experimentada na área da computação configurável, surge uma tendência natural à pesquisa e desenvolvimento de sistemas heterogêneos (compostos por uma combinação de blocos de hardware e software) de visão artificial baseados em tal plataforma. Dentre os principais benefícios proporcionados por sistemas em chip podem ser citados a redução no consumo de potência, custos financeiros e área física. Neste sentido, tomando como estudo de caso um Sistema de Reconhecimento de Placas de Licenciamento Veicular (SRPLV), o foco do trabalho está situado na implementação das etapas de localização e reconhecimento de caracteres, sendo o particionamento dos blocos de hardware e software baseado em heurísticas de custo-benefício. Inicialmente é realizada a implementação de uma versão totalmente em software do sistema aqui proposto, sobre plataforma x86, no intuito de avaliar os diversos métodos passíveis de implementação, bem como o de possibilitar um parâmetro de comparação com a versão embarcada do sistema. Os métodos avaliados dizem respeito à etapa de localização de caracteres, haja vista a definição à priori do emprego de Redes Neurais Artificiais no reconhecimento dos mesmos. A partir dos resultados obtidos por esta avaliação é realizada a implementação da versão embarcada do sistema, tendo como plataforma um FPGA. Nesta versão, a etapa de localização de caracteres é implementada como um bloco dedicado de hardware, enquanto a de reconhecimento constitui-se num software executado sobre um microprocessador fisicamente embutido no interior do FPGA. Considerando uma freqüência de operação 10 vezes superior para o processador da plataforma x86, bem como o fato da maior parte do hardware embarcado utilizar um clock menor ou igual a 25 MHz, o principal resultado consiste no ganho de 2,25 vezes no tempo de execução obtido na segunda versão do sistema. No tocante à capacidade de reconhecimento de placas, os sistemas são equivalentes, sendo capazes de reconhecê-las corretamente em 51,62% das vezes, no melhor caso. Além de SRPLVs, o sistema aqui desenvolvido pode ser empregado na criação de outras aplicações que envolvam a problemática do reconhecimento de caracteres óticos, como reconhecimento automático de placas de trânsito e do número de série de itens numa linha de produção.
15

Algoritmo de particionamento aplicado a sistemas dinamicamente reconfiguráveis em telecomunicações. / Existence of global attractor for an evolving equation with convolution. / Existence d'un attracteur global pour une équation en évolution avec convolution.

SOUZA, Daniel Cardoso de. 27 July 2018 (has links)
Submitted by Johnny Rodrigues (johnnyrodrigues@ufcg.edu.br) on 2018-07-27T17:11:09Z No. of bitstreams: 1 DANIEL CARDOSO DE SOUZA - TESE PPGEE 2006..pdf: 1923363 bytes, checksum: e0aa0e758bff14f247b303ddfe8d8f33 (MD5) / Made available in DSpace on 2018-07-27T17:11:09Z (GMT). No. of bitstreams: 1 DANIEL CARDOSO DE SOUZA - TESE PPGEE 2006..pdf: 1923363 bytes, checksum: e0aa0e758bff14f247b303ddfe8d8f33 (MD5) Previous issue date: 2006-12 / Capes / Este trabalho tem como objetivo propor um algoritmo de particionamento hardware/software otimizado. Trabalha-se com a hipótese de que algumas características específicas de certos algoritmos já publicados possam ser combinadas vantajosamente, levando ao aprimoramento de um algoritmo de particionamento de base, e conseqüentemente dos sistemas heterogêneos gerados por ele. O conjunto de otimizações propostas para serem realizadas nesse novo algoritmo consiste de: generalização das arquiteturas-alvo candidatas com a inclusão de FPGA’s para o particionamento, consideração precisa dos custos e potências das funções mapeadas em hardware, agendamento de sistemas com hardware reconfigurável dinamicamente, e consideração de múltiplas alternativas de implementação de um nó de aplicação em um mesmo processador. Essas otimizações são implementadas em sucessivas versões do algoritmo de particionamento proposto, que são testadas com duas aplicações de processamento de sinais. Os resultados do particionamento demonstram o efeito de cada otimização na qualidade do sistema heterogêneo obtido. / This work’s goal is to propose an optimized hardware/software partitioning algorithm. We work on the hypothesis that some specific features of certain published algorithms can be advantageously combined for the improvement of a base partitioning algorithm, and of its generated heterogeneous systems. The set of optimizations proposed for the achievement of this new algorithm encompass: generalization of candidate target architectures with the inclusion of FPGA’s for the partitioning, precise consideration of functions’ implementation costs and power consumptions in hardware, manipulation of systems with dynamically reconfigurable hardware, and consideration of multiple implementation alternatives for an application node in a given processor. These optimizations are implemented in successive versions of the proposed partitioning algorithm, which are tested with two signal processing applications. The partitioning results demonstrate the effect of each optimization on the achieved heterogeneous system quality. / Resumé: Cette thèse a pour but de proposer un algorithme de partitionnement matériel/logiciel optimisé. On travaille sur l’hypothèse de que quelques caractéristiques spécifiques à certains algorithmes déjà publiés puissent être combinées de façon avantageuse, menant à l’amélioration d’un algorithme de partitionnement de base et, par conséquence, des systèmes hétérogènes générés par cet algorithme. L’ensemble d’optimisations proposées pour être réalisées dans ce nouvel algorithme consiste en: généralisation des architecturescible candidates avec l’ajout de FPGA’s pour le partitionnement, considération précise des coûts et puissances des fonctions allouées en matériel, ordonnancement de systèmes au matériel dynamiquement reconfigurable, et prise en compte de plusieurs alternatives d’implémentation d’un noeud d’application dans un même processeur. Ces optimisations sont implémentées en versions successives de l’algorithme de partitionnement proposé, lesquelles sont testées avec deux applications de traitement du signal. Les résultats du partitionnement démontrent l’effet de chaque optimisation sur la qualité du système hétérogène obtenu.
16

HdSC: modelagem de alto nível para simulação nativa de plataformas com suporte ao desenvolvimento de HdS

Prado, Bruno Otávio Piedade 08 1900 (has links)
Com os grandes avanços recentes dos sistemas computacionais, houve a possibilidade de ascensão de dispositivos inovadores, como os modernos telefones celulares e tablets com telas sensíveis ao toque. Para gerenciar adequadamente estas diversas interfaces é necessário utilizar o software dependente do hardware (HdS), que é responsável pelo controle e acesso a estes dispositivos. Além deste complexo arranjo de componentes, para atender a crescente demanda por mais funcionalidades integradas, o paradigma de multiprocessamento vem sendo adotado para aumentar o desempenho das plataformas. Devido à lacuna de produtividade de sistemas, tanto a indústria como a academia têm pesquisado processos mais eficientes para construir e simular sistemas cada vez mais complexos. A premissa dos trabalhos do estado da arte está em trabalhar com modelos com alto nível de abstração e de precisão que permitam ao projetista avaliar rapidamente o sistema, sem ter que depender de lentos e complexos modelos baseados em ISS. Neste trabalho é definido um conjunto de construtores para modelagem de plataformas baseadas em processadores, com suporte para desenvolvimento de HdS e reusabilidade dos componentes, técnicas para estimativa estática de tempo simulado em ambiente nativo de simulação e suporte para plataformas multiprocessadas. Foram realizados experimentos com aplica- ções de entrada e saída intensiva, computação intensiva e multiprocessada, com ganho médio de desempenho da ordem de 1.000 vezes e precisão de estimativas com erro médio inferior a 3%, em comparação com uma plataforma de referência baseada em ISS._________________________________________________________________________________________ ABSTRACT: The amazing advances of computer systems technology enabled the rise of innovative devices, such as modern touch sensitive cell phones and tablets. To properly manage these various interfaces, it is required the use of the Hardwaredependent Software (HdS) that is responsible for these devices control and access. Besides this complex arrangement of components, to meet the growing demand for more integrated features, the multiprocessing paradigm has been adopted to increase the platforms performance. Due to the system design gap, both industry and academia have been researching for more efficient processes to build and simulate systems with this increasingly complexity. The premise of the state of art works is the development of high level of abstraction and precise models to enable the designer to quickly evaluate the system, without having to rely on slow and complex models based on instruction set simulators (ISS). This work defined a set of constructors for processor-based platforms modeling, supporting HdS development and components reusability, techniques for static simulation timing estimation in native environment and support for multiprocessor platforms. Experiments were carried out with input and output intensive, compute intensive and multiprocessed applications leading to an average performance speed up of about 1,000 times and average timing estimation accuracy of less than 3%, when compared with a reference platform based on ISS.
17

Arquitetura de software aviônico de um VANT com requisitos de homologação. / Sem título em inglês

Giovani Amianti 20 February 2008 (has links)
Recentemente, um crescente número de institutos de pesquisa pelo mundo tem focado seus estudos em veículos aéreos não tripulados (VANT ou, em inglês, UAV - Unmanned Aerial Vehicle), que se revelam muito úteis tanto em aplicações militares quanto civis, pois suas principais vantagens são: a alta confiabilidade, baixo risco à vida, reduzido custo de implantação e manutenção. A pesquisa apresentada neste trabalho integra-se ao projeto BR-UAV em desenvolvimento na empresa Xmobots Sistemas Robóticos LTDA e no Laboratório de Veículos Não Tripulados (LVNT) da Escola Politécnica da USP. O projeto BR-UAV visa a contribuir para a inserção desta tecnologia no país e, para tanto, desenvolve atualmente a plataforma, aviônica e sistema de controle autônomo voltados ao objetivo de monitoramento no espectro visível e infravermelho. O principal requisito do projeto BR-UAV é o desenvolvimento de um sistema aéreo não tripulado capaz de voar dentro do espaço aéreo controlado. Esta pesquisa foca no desenvolvimento do software embarcado, assim este software deve ser desenvolvido de acordo com uma metodologia direcionada a homologação. Por isso, este trabalho propõe uma metodologia que foi baseada em cinco elementos: processo de desenvolvimento, normas, ferramentas de sistema operacional, ferramentas de aplicação e ferramentas matemáticas. Após o estabelecimento dos objetivos, de uma análise do estado da arte em sistemas aviônicos, e da metodologia de certificação, o processo de desenvolvimento foi inicializado. Na fase de engenharia de sistemas, os requisitos de sistema foram capturados. Então a arquitetura de sistema (hardware e software) foi modelada e analisada. A partir desta modelagem de sistema, os requisitos funcionais e temporais de software puderam ser capturados na etapa de análise da fase de engenharia de software. Na etapa de Implementação, o interior dos agentes foi codificado.Além disso, foi implementado o filtro de Kalman estendido para integrar informações de GPS, unidade de medição inercial e bússola. Na etapa de Testes, foram realizados testes de integração funcional e de desempenho computacional. Os resultados demonstraram que o sistema atendeu a todos os requisitos consumindo 38.3% de processamento. Finalmente, os próximos passos desta pesquisa são discutidos. / Recently, an increasing number of research institutes around the world has been focusing their efforts in the study of unmanned aerial vehicles (UAV), which have proved to be very useful both in military and civil applications because of their major advantages: high reliability, reduced risk to life, reduced maintenance and implantation costs. The research presented in this work is part of the BR-UAV project, which is in development at XMobots Sistemas Robóticos LTDA and at the Laboratório de Veículos Não Tripulados of USP (Brazil). This project aims to contribute for the insertion of this technology in Brazil. Particularly, at the present stage, the project includes the development of the platform, avionics and autonomous control system for environment monitoring via visible and infrared spectrums. The main requirement of BR-UAV Project is the development of an unmanned aerial system that could flight in controlled airspace. This research is focused on the development of embedded software, and therefore this software should be developed according to a certification methodology. For this purpose, this work proposes a methodology that was based into five guidelines: development process, norms, operating system tools, application tools and mathematical tools. The development process was started after the statement of objectives and the analysis of the state of art on UAV avionics. In the systems engineering phase, system requirements were captured and then the system architecture (hardware and software) was modeled and analyzed. From the system modeling, the functional and temporal software requirements could be captured in the analysis stage of the software engineering phase. In the Implementation stage, the agents were coded as well as the Extended Kalman Filter for integrating information from GPS, inertial measurement unit and Compass sensors. In the Tests stage, integration tests were performed.The results showed that the system could fulfill requirements using 38.3% of processing consumption. Finally, the next steps of this research are discussed.
18

Inovace měřicího pracoviště pro měření solárních článků / Upgrade of testing workplace for solar cells

Řezníček, Martin January 2009 (has links)
The master‘s thesis is focused on the modification of measurement workplace for solar cells. In the first part of the thesis are introduced general problems of the solar energy and possible use in the international power supply, the details about the photovoltaic effect, processing of solar cells and their subsequent parameters. More further in the text the autor is concerned with causes of solar cells defects formation and representation of the most important defects. For defects detection are known the detection methods of solar cells, which are generally described in the text. The second part of the thesis includes detailed description of the LBIC method and workplace both the VUT Brno, and in Solartec, Ltd. The most important point of this part is project and description of innovated workplace from hardware and software realization. There is out of print the function and the description of the user interface and subsequently there are mentioned results gained from original and innovated workplace. In the conclusion are summarized whole activities of the master’s thesis, described and evaluated achieved results and outlined the direction, where would the other development of the LBIC workplace on VUT Brno be proceeding.
19

Σχεδιασμός ευφυούς συστήματος υποστήριξης και αξιολόγησης οδηγών / Design of an intelligent system that supports and evaluates the behavior of the vehicle’s drivers

Γιάννου, Ολυμπία 01 July 2015 (has links)
Μία από τις πιο γοργά αναπτυσσόμενες περιοχές της επιστήμης των υπολογιστών είναι η ανάπτυξη έξυπνων συστημάτων που υποστηρίζουν τις αποφάσεις των χρηστών και παρέχουν ένα ευρύ πεδίο υπηρεσιών. Η εξυπνάδα τους βασίζεται στην παρακολούθηση και αποκωδικοποίηση των αναγκών και την προσομοίωση της συμπεριφοράς του χρήστη. Το αντικείμενο της παρούσας διατριβής είναι η παρουσίαση ενός νέου, αξιόπιστου συστήματος δυναμικής αξιολόγησης της συμπεριφοράς του οδηγού και υποστήριξης αυτού σε πραγματικό χρόνο. Πιο συγκεκριμένα, δίνεται έμφαση στην ανοικτή, προσανατολισμένη προς τις υπηρεσίες (service-oriented) αρχιτεκτονική του, στους κανόνες που το διέπουν και στο υλικό και το λογισμικό που του επιτρέπουν να παρέχει διαλειτουργικές υπηρεσίες. Εφαρμόζεται η συστημική προσέγγιση που αρχίζει με τα στοιχεία εισόδου. Τα στοιχεία αυτά αφορούν βασικά τον οδηγό: προσωπικά στοιχεία, προφίλ, καλούς χειρισμούς κ.ά., το αυτοκίνητο: ταχύτητα, επιτάχυνση, επιβράδυνση, γωνία τιμονιού, αριθμός στροφών κινητήρα, σχέση μετάδοσης στο κιβώτιο ταχυτήτων, μοντέλο και τύπος οχήματος και το περιβάλλον: GPS, RFID, κάμερες, αισθητήρες, ασύρματες και δορυφορικές επικοινωνίες κ.ά. Συνεχίζουμε με την ευφυή - αλγοριθμική, στατιστική κ.λπ. - επεξεργασία αυτών των στοιχείων (α) για να εκτιμήσουμε την τρέχουσα κατάσταση του οδηγού και του οχήματος στις συγκεκριμένες περιβαλλοντικές συνθήκες και (β) για να κατανοήσουμε τη συμπεριφορά και να υποστηρίξουμε παθητικά ή ενεργά τον οδηγό κατά τη διάρκεια ενός ταξιδιού. Παράγουμε πρωτότυπα αποτελέσματα, δηλαδή χρήσιμη πληροφορία και πιθανές συμβουλές προς τον οδηγό του οχήματος, στοιχεία για την συμπεριφορά του οδηγού με σκοπό την περαιτέρω χρήση αυτών των πληροφοριών από άλλους φορείς, όπως ασφαλιστικές, εταιρείες, ελεγκτικά όργανα του κράτους κ.λπ. Βέβαια, οι δυνατότητες που προσφέρονται από το προτεινόμενο σύστημα μπορούν να οδηγήσουν σε οφέλη και για τις ασφαλιστικές εταιρείες οι οποίες καλούνται να εκσυγχρονίζουν συνεχώς τον τρόπο με τον οποίο καθορίζουν το ύψος των ασφαλίστρων. Επιπλέον, το προτεινόμενο σύστημα θα μπορούσε να χρησιμοποιηθεί από εταιρείες που διαθέτουν στόλο οχημάτων, προκειμένου να επαληθεύουν και να ελέγχουν την ικανότητα των οδηγών σε πραγματικό χρόνο. Τέλος, το προτεινόμενο σύστημα θα μπορούσε να χρησιμοποιηθεί από το υπουργείο μεταφορών, την τροχαία, τους φορείς τοπικής διοίκησης κ.ά. / One of the fastest growing areas of computer science is the development of intelligent systems that support user decisions and provide a wide range of services. Their intelligence is based on monitoring and decoding of real needs, as well as the simulation of end user’s behavior. The object of this Thesis is the presentation of a new, integrated system for dynamic evaluation of driver behavior. In particular, we emphasize at its open, service-oriented architecture, the incorporated set of rules and the system hardware and software which allow it to provide interoperability. We apply the systematic approach that begins with the input data plus requirements. These data mainly concern the driver: personal data, profile, good practices etc., the vehicle: speed, acceleration, deceleration, steering angle, engine speed, gear ratio in gearbox, model and type, and the environment: GPS, RFID, cameras, wireless and satellite communications, etc. Then, these data are processed applying an intelligent-algorithmic, statistical etc.- approach in order (a) to evaluate the current state of the driver and the car in certain environmental conditions, and (b) to understand the behavior and passively or actively support the driver during a travel. We produce original results, i.e. useful information and possible recommendations to the driver of the vehicle, data concerning the driver behavior and thus, this information can be further used by others, such as insurance companies, audit institutions of state etc. We place great emphasis on cutting-edge technologies that are applied to achieve the required feedback, parameterization and adaptation of the system. Of course, the capabilities offered by the proposed system can lead to clear benefits for various organizations, like insurance companies, which are required to continually update their price policy, companies that have a fleet of vehicles, in order to verify the ability of the drivers and support them in real time. Finally, the proposed system could be used by the Ministry of Transport, the traffic police, the local authorities etc.
20

Modélisation et simulation de réseaux de capteurs sans fil / Modeling and simulation of wireless sensor networks

Du, Wan 14 September 2011 (has links)
Cette thèse traite de la modélisation et la simulation de réseaux de capteurs sans fil afin de fournir des estimations précises de consommations d´énergie. Un cadre de conception et de simulation base sur SystemC au niveau système est proposé, nommé IDEA1. Elle permet l’exploration de l’espace de conception de réseaux de capteurs à un stade amont. Les résultats de simulation comprennent le taux de livraison de paquets, la latence de transmission et les consommations d’énergie. Sur un banc d’essai comportant 9 nœuds, la différence moyen entre les IDEA1 simulations et les mesures expérimentales est 4.6 %. Les performances d'IDEA1 sont comparées avec un autre simulateur largement utilisé, NS-2. Avec la co-simulation matérielle et logicielle, IDEA1 peut apporter des modèles plus détaillés de nœuds de capteurs. Pour fournir les résultats de la simulation au même niveau d’abstraction, IDEA1 réalise les simulations deux fois plus vite que NS-2.Enfin, deux études de cas sont accomplies pour valider le flot de conception d'IDEA1. La performance de l‘IEEE 802.15.4 est globalement évaluée pour diverses charges de trafic et configurations de paramètres de protocole. Une application de contrôle actif des vibrations est également étudiée. Les simulations d'IDEA1 trouvent le meilleur choix de protocoles de communication. / This thesis deals with the modeling and simulation of wireless sensor networks in order to provide mote accurate prediction of energy consumptions. A SystemC-based system level design and simulation framework is proposed, named as IDEA1. It enables the design space exploration of sensor networks at an early stage. The simulation results include packet delivery rate, transmission latency and energy consumptions. A testbed consisting of 9 motes is built to validate the simulation results of IDEA1. The average deviation between the IDEA1 simulations and the experimental measurements is 4.6%. The performances of IDEA1 are compared with a widely-used WSN simulator,NS-2. With the hardware and software co-simulation, IDEA1 can provide more detailed models of sensor nodes. For offering the simulation results at same abstraction level,IDEA1 only uses one third of the simulation time of NS-2. Finally, two case studies are performed to validate design flow of IDEA1. The performance of IEEE 802.15.4sensor networks is comprehensively evaluated for various traffic loads and configurations of protocol parameters. In addition, a real-time active vibration control application is also studied. By the simulation of IDEA1, the best choice of communication protocols and hardware platforms is found.

Page generated in 0.0895 seconds