Global ETD Search

11	Aplikace v OS Android pro Tiny6410 SDK / An Android Application fro Tiny6410 SDK Arm, Jakub January 2014 (has links) This thesis aims generally at getting positives and negatives of popular operating system Android running on development kit Tiny6410 which is a part of FriendlyARM family. The operating system and development kit are designed to be used in user multimedia embedded applications with communication features. The goal of this thesis is to take a look on this framework and to measure main parameters of the operating system, specifically to measure switching context time and time for allocation and operation of memory block. Next goal is to create user application which will control and monitor connected oscilloscope DSO-2150 by Hantek via USB interface. This application will also demonstrate positives and negatives of all programming enviroments, which are available, for user application development with consideration of their optimal use.
12	Design univerzálního motortesteru pro autoservis / Design of universal motortester for car servis Vařeka, Libor January 2008 (has links) The aim of this dissertation is to focus on the systems design of a multi purpose engine tester, a device for diagnostic techniques of self propelled motor vehicles to be used in a car mechanics work shop. The principle aim is to combine a permanently installed PC, a portable laptop and a workshop trolley containing all the necessary assembly tools and accessories. These three pieces used together will serve as a self contained unit within the workshop. I will compare the quality of the devices with others on the market. I will talk about the layout of the individual parts such as the design, structure and shape of the unit, as well as the ergonomics of the designed pieces. An important factor will be reducing the size of the device without compromising the quality and keeping it a similar price to other similar products on the market.
13	Modul osciloskopu s bezdrátovým přenosem dat / Oscilloscope module with wireless data transmission Kočík, Karol January 2015 (has links) The aim of the thesis is the design and realization of the oscilloscope module with wireless data transfer. One part of the thesis is a short overview of the different types of AD converters. The main part is focused on the hardware configuration that allows modification of the wireless module of the oscilloscope, and the possibility of using in the industrial zone. The design takes into account reducing of consumption and EMC compatibility.
14	High Speed On-Chip Measurment Circuit / Inbyggd krets för höghastighetsmätning på chip Stridfelt, Arvid January 2005 (has links) <p>This master thesis describes a design exploration of a circuit capable of measuring high speed signals without adding significant capacitive load to the measuring node. </p><p>It is designed in a 0.13 CMOS process with a supply voltage of 1.2 Volt. The circuit is a master and slave, track-and-hold architecture incorporated with a capacitive voltage divider and a NMOS source follower as input buffer to protect the measuring node and increase the input voltage range. </p><p>This thesis presents the implementation process and the theory needed to understand the design decisions and consideration throughout the design. The results are based on transistor level simulations performed in Cadence Spectre. </p><p>The results show that it is possible to observe the analog behaviour of a high speed signal by down converting it to a lower frequency that can be brought off-chip. The trade off between capacitive load added to the measuring node and input bandwidth of the measurment circuit is also presented.</p> Electronics CMOS 0.13 sampling periodic sampling digital oscilloscope time equivalent sampling track and hold master and slave sampling clock generator voltagedivider source follower sampling switch transmission gate RLC-line Elektronik Electronics Elektronik
15	High Speed On-Chip Measurment Circuit / Inbyggd krets för höghastighetsmätning på chip Stridfelt, Arvid January 2005 (has links) This master thesis describes a design exploration of a circuit capable of measuring high speed signals without adding significant capacitive load to the measuring node. It is designed in a 0.13 CMOS process with a supply voltage of 1.2 Volt. The circuit is a master and slave, track-and-hold architecture incorporated with a capacitive voltage divider and a NMOS source follower as input buffer to protect the measuring node and increase the input voltage range. This thesis presents the implementation process and the theory needed to understand the design decisions and consideration throughout the design. The results are based on transistor level simulations performed in Cadence Spectre. The results show that it is possible to observe the analog behaviour of a high speed signal by down converting it to a lower frequency that can be brought off-chip. The trade off between capacitive load added to the measuring node and input bandwidth of the measurment circuit is also presented. Electronics CMOS 0.13 sampling periodic sampling digital oscilloscope time equivalent sampling track and hold master and slave sampling clock generator voltagedivider source follower sampling switch transmission gate RLC-line Elektronik Electronics Elektronik

Page generated in 0.0602 seconds