Spelling suggestions: "subject:"entegrated circuit technology"" "subject:"antegrated circuit technology""
101 |
Synthesis of tin, silver and their alloy nanoparticles for lead-free interconnect applicationsJiang, Hongjin. January 2008 (has links)
Thesis (Ph. D.)--Chemistry and Biochemistry, Georgia Institute of Technology, 2008. / Committee Chair: Dr. C. P. Wong; Committee Member: Dr. Boris Mizaikoff; Committee Member: Dr. Rigoberto Hernandez; Committee Member: Dr. Z. John Zhang; Committee Member: Dr. Z.L. Wang.
|
102 |
Limitations and opportunities for wire length prediction in gigascale integrationAnbalagan, Pranav. January 2007 (has links)
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2007. / Committee Chair: Dr. Jeff Davis; Committee Member: Dr. James D. Meindl; Committee Member: Dr. Paul Kohl; Committee Member: Dr. Scott Wills; Committee Member: Dr. Sung Kyu Lim.
|
103 |
Activity-aware modeling and design optimization of on-chip signal interconnectsSundaresan, Krishnan. January 2006 (has links)
Thesis (Ph. D.)--Michigan State University. Dept. of Electrical and Computer Engineering, 2006. / Title from PDF t.p. (viewed on Nov. 17, 2008) Includes bibliographical references (p. 183-195). Also issued in print.
|
104 |
Analytical algorithms for macromodeling and sensitivity analysis of high-speed interconnects /Nakhla, Natalie M. January 1900 (has links)
Thesis (M.App.Sc.) - Carleton University, 2005. / Includes bibliographical references (p. 126-132). Also available in electronic format on the Internet.
|
105 |
Built-in self-test of the programmable interconnect in field programmable gate arraysDixon, Bobby Earl, Stroud, Charles E., January 2008 (has links) (PDF)
Thesis (M.S.)--Auburn University, 2008. / Abstract. Vita. Includes bibliographical references (p. 76-77).
|
106 |
Sparse hierarchical model order reduction for high speed interconnectsQiao, Hao. January 2009 (has links)
Thesis (M.Eng.). / Written for the Dept. of Electrical and Computer Engineering. Title from title page of PDF (viewed 2009/06/17). Includes bibliographical references.
|
107 |
Dynamic partitioned global address spaces for high-efficiency computingYoung, Jeffrey. January 2008 (has links)
Thesis (M. S.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2009. / Committee Chair: Yalamanchili, Sudhakar; Committee Member: Riley, George; Committee Member: Schimmel, David. Part of the SMARTech Electronic Thesis and Dissertation Collection.
|
108 |
Interfacial fracture of micro thin film interconnects under monotonic and cyclic loadingZheng, Jiantao. January 2008 (has links)
Thesis (Ph. D.)--Mechanical Engineering, Georgia Institute of Technology, 2009. / Committee Chair: Sitaraman, Suresh; Committee Member: Degertekin, Levent; Committee Member: McDowell, David; Committee Member: Tummala, Rao; Committee Member: Vandentop, Gilroy; Committee Member: Wang, Zhong Lin. Part of the SMARTech Electronic Thesis and Dissertation Collection.
|
109 |
Signal and power integrity co-simulation using the multi-layer finite difference methodBharath, Krishna. January 2009 (has links)
Thesis (M. S.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2009. / Committee Chair: Madhavan Swaminathan; Committee Member: Andrew F. Peterson; Committee Member: David C. Keezer; Committee Member: Saibal Mukhopadyay; Committee Member: Suresh Sitaraman.
|
110 |
Physical design of optoelectronic system-on-a-chip/package using electrical and optical interconnects CAD tools and algorithms /Seo, Chung-Seok. January 2004 (has links)
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2005. / David E. Schimmel, Committee Member ; C.P. Wong, Committee Member ; John A. Buck, Committee Member ; Abhijit Chatterjee, Committee Chair ; Madhavan Swaminathan, Committee Member. Vita. Includes bibliographical references.
|
Page generated in 0.0643 seconds