NDLTD Global ETD Search
  • Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 368
  • 71
  • 67
  • 55
  • 29
  • 17
  • 5
  • 4
  • 4
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • Tagged with
  • 738
  • 738
  • 163
  • 132
  • 125
  • 113
  • 95
  • 95
  • 92
  • 87
  • 84
  • 78
  • 76
  • 72
  • 62
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.

Search results

Showing 351 to 360 of 738 (0.019 seconds)

Spelling suggestions: "subject:"lowerpower"" "subject:"compower""

351

Design and Performance Analysis of Magnetic Adder and 16-Bit MRAM Using Magnetic Tunnel Junction Transistor

Akkaladevi, Surya Kiran 03 June 2015 (has links)
No description available.
Electrical Engineering
Magnetic Tunnel Junction
MRAM
Ultra-Low Power Applications
Resistive Logic
352

A DISTANCE BASED SLEEP SCHEDULE ALGORITHM FOR ENHANCED LIFETIME OF HETEROGENEOUS WIRELESS SENSOR NETWORKS

SEKHAR, SANDHYA 13 July 2005 (has links)
No description available.
Computer Science
Energy-aware systems
Low-power design
Mobile environments
Heterogeneous Sensor networks
Wireless Sensor Networks
353

Location Cache Design and Performance Analysis for Chip Multiprocessors

NEMETH, JASON 19 September 2008 (has links)
No description available.
Engineering
Technology
CMP
multiprocessor
location cache
cache
microprocessor
low power
chip multiprocessor
354

Fault Modeling and Detection for Gated-Ground SRAM

Li, Ke 12 April 2010 (has links)
No description available.
Electrical Engineering
fault behaviors
fault detection
gated ground
low power SRAM
power gating
355

Runtime Leakage Control in Deep Sub-micron CMOS Technologies

Xu, Hao January 2010 (has links)
No description available.
Electrical Engineering
CMOS digital design
Low power design
Leakage power control
356

An Error-Tolerant Dynamic Voltage Scaling Method for Low-Power Pipeline Circuit Design

Han, Qiang 19 April 2012 (has links)
No description available.
Computer Engineering
VLSI
Low power design
Dynamic voltage scaling
Pipeline circuit
357

ULTRA LOW POWER READ-OUT INTEGRATED CIRCUIT DESIGN

Chen, Jian 27 August 2012 (has links)
No description available.
Electrical Engineering
AGC
CNTs sensor
TIA
ROIC
Sub-threshold
Wide dynamic range
Ultra low power
358

DYNAMIC CMOS MIMO CIRCUITS WITH FEEDBACK INVERTER LOOP AND PULL-DOWN BRIDGE

Zhang, Duo 03 September 2013 (has links)
No description available.
Electrical Engineering
359

Side Channel Attack Resistance: Migrating Towards High Level Methods

Borowczak, Mike 12 September 2013 (has links)
No description available.
Computer Engineering
Side Channel
Attack Resistance
High Level
FSM
Security
Low Power
360

Clock Frequency Drift with Power Droop in GPU Chips

Jhaveri, Shaival G. 21 October 2013 (has links)
No description available.
Computer Engineering
GPU
LVx
Switching activity
Power Droop
Clock frequency
Low-power

Page generated in 0.0238 seconds