• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 5
  • 2
  • 1
  • Tagged with
  • 7
  • 7
  • 5
  • 3
  • 3
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

Mismatch Calibration of Time-Interleaved Digital-to-Analog Converters

D'souza, Rowena Joan 27 July 2010 (has links)
This thesis presents a stable technique for distribution of data in Time Interleaved Digital-to-Analog Converters (TIDAC) that allows usage of the entire Nyquist bandwidth. The data distribution uses a Thiran all-pass filter to ensure stability and preserve the phase in the bandwidth of interest. Also, an online technique to compensate for the gain error mismatch in different channels and a skew error calibration technique for open loop configuration is proposed. For the over-all sampling rate of FS, i.e. bandwidth of FS/2 (according to Nyquist), this proposed technique allows calibration of skew error for input signal for most of the Nyquist bandwidth where frequency translation is applied to the input signal to provide calibration in the lower half of the Nyquist band. The simulation results for a 2-channel 14-bit current steering binary weighted TIDAC shows a substantial improvement in SNDR after calibration for input signals up to Nyquist frequency.
2

Compensation de l'erreur de bande passante dans les convertisseurs analogique numérique à entrelacement temporel / Bandwidth mismatch calibration in time-interleaved analog-to-digital converters

Ghanem, Fatima 28 September 2012 (has links)
La problématique traitée dans la thèse consiste à concevoir des convertisseurs très larges bandes pour les applications stations de base. Le choix d'une architecture à entrelacement temporel a été fait et permet d’augmenter la vitesse des convertisseurs tout en ayant un contrôle sur la consommation. Cependant, les canaux constituant cette architecture évoluent différemment à des variations d'environnement. En conséquence, des erreurs d’appariement entre les canaux dégradent les performances du convertisseur parallèle. Les erreurs les plus connues sont : l’offset, le gain, l’erreur de phase des horloges d’échantillonnage qui sont largement traitées dans la littérature et enfin, l'erreur de bande passantes entre les filtres d'entrées des convertisseurs. Les travaux de la thèse ont permis de proposer des solutions d'estimation et de correction de cette erreur de bande passante afin d'améliorer les performance en linéarité du convertisseur. De plus les techniques de calibrage proposées sont validées à l'aide de circuits réels. / Time-interleaved converter (ti-adc) is an efficient way to increase the speed while maintaining a good accuracy. it consists of the parallelization of several channels; each one running at lower speed. The benefit of this approach is to increase the conversion bandwidth without increasing the power. however, mismatches between the channels cause errors at the digital output and degrade the linearity and the resolution of the system. Gain, offset and clock skew errors are widely treated and we have been interested on bandwidth mismatch error which appears at high frequencies. The goal of the thesis is to develop and implement background calibration techniques for bandwidth mismatch error in a high speed ti-adc (up to 500 msps) in order to achieve a 90 db of sfdr for high input frequencies (up to 385mhz) and up to 94 db at low frequencies. An analog correction solution based on randomization was proposed and a new estimation technique based on gain extraction was implemented and validated for wideband signal.
3

Intercalamento temporal por transformada de Fourier: um novo método robusto para transmissão de sinais de TV Digital. / Fourier transform based time interleaving.

Stolfi, Guido 04 June 2008 (has links)
Este trabalho apresenta um novo algoritmo, denominado Intercalamento Temporal por Transformada de Fourier (FTI), desenvolvido para complementar sistemas de modulação digital. Com este processo, a informação é distribuida de forma difusa ao longo de um conjunto de símbolos, tanto no domínio do tempo como no da frequência. Constitui-se em um processo computacionalmente eficiente, especialmente adequado para operar em conjunto com a modulação OFDM, e que apresenta consideráveis ganhos de desempenho em algumas situações de degradação; por exemplo, é mais tolerante a ruídos impulsivos de longa duração do que a modulação OFDM convencional. Apresenta-se também um outro mecanismo, denominado de Realimentação de Erro, que melhora o desempenho do sistema em praticamente todas as situaçoes analisadas. Embora implique em aumento da carga computacional, este processo consiste de uma operação determinística, que dispensa etapas de iteração ou recursos computacionais distintos dos já disponíveis. Neste trabalho foi avaliada a utilização destas técnicas em um sistema OFDM com características similares ao sistema ISDB-T, adequado para radiodifusão de TV Digital . / This work introduces a new transform-based time interleaving algorithm: FTI-OFDM (Fourier Transform Interleaved OFDM), in which binary information is spread over several symbols, both in time and frequency domains. This process, designed to be included in digital modulation systems, is computationally efficient when used in conjunction with OFDM modulation. Simulations are used to show its superiority over the usual binary time interleaving used in ordinary OFDM under several impairment scenarios, that include long impulsive noise and deep fading. Also introduced in this work is the additional method of decision error feedback (ERF), that enhances the performance of FTI-OFDM in almost all situations. Furthermore, ERF is deterministic and non-iterative and employs the same computational resources found in OFDM systems. The performance of an FTI-OFDM system, similar to ISDB-T standard, is evaluated under several impairments, such as are found in Digital TV broadcasting environment.
4

Intercalamento temporal por transformada de Fourier: um novo método robusto para transmissão de sinais de TV Digital. / Fourier transform based time interleaving.

Guido Stolfi 04 June 2008 (has links)
Este trabalho apresenta um novo algoritmo, denominado Intercalamento Temporal por Transformada de Fourier (FTI), desenvolvido para complementar sistemas de modulação digital. Com este processo, a informação é distribuida de forma difusa ao longo de um conjunto de símbolos, tanto no domínio do tempo como no da frequência. Constitui-se em um processo computacionalmente eficiente, especialmente adequado para operar em conjunto com a modulação OFDM, e que apresenta consideráveis ganhos de desempenho em algumas situações de degradação; por exemplo, é mais tolerante a ruídos impulsivos de longa duração do que a modulação OFDM convencional. Apresenta-se também um outro mecanismo, denominado de Realimentação de Erro, que melhora o desempenho do sistema em praticamente todas as situaçoes analisadas. Embora implique em aumento da carga computacional, este processo consiste de uma operação determinística, que dispensa etapas de iteração ou recursos computacionais distintos dos já disponíveis. Neste trabalho foi avaliada a utilização destas técnicas em um sistema OFDM com características similares ao sistema ISDB-T, adequado para radiodifusão de TV Digital . / This work introduces a new transform-based time interleaving algorithm: FTI-OFDM (Fourier Transform Interleaved OFDM), in which binary information is spread over several symbols, both in time and frequency domains. This process, designed to be included in digital modulation systems, is computationally efficient when used in conjunction with OFDM modulation. Simulations are used to show its superiority over the usual binary time interleaving used in ordinary OFDM under several impairment scenarios, that include long impulsive noise and deep fading. Also introduced in this work is the additional method of decision error feedback (ERF), that enhances the performance of FTI-OFDM in almost all situations. Furthermore, ERF is deterministic and non-iterative and employs the same computational resources found in OFDM systems. The performance of an FTI-OFDM system, similar to ISDB-T standard, is evaluated under several impairments, such as are found in Digital TV broadcasting environment.
5

Streaming Video over Unreliable and Bandwidth Limited Networks

Aziz, Hussein January 2013 (has links)
The main objective of this thesis is to provide a smooth video playout on the mobile device over wireless networks. The parameters that specify the wireless channel include: bandwidth variation, frame losses, and outage time. These parameters may affect the quality of the video negatively, and the mobile users may notice sudden stops during the playout video, i.e., the picture is momentarily frozen, followed by a jump from one scene to a different one. This thesis focuses on eliminating frozen pictures and reducing the amount of video data that need to be transmitted. In order to eliminate frozen scenes on the mobile screen, we propose three different techniques. In the first technique, the video frames are split into sub-frames; these sub-frames are streamed over different channels. In the second technique the sub-frames will be “crossed” and sent together with other sub-frames that are from different positions in the streaming video sequence. If some sub-frames are lost during the transmission a reconstruction mechanism will be applied on the mobile device to recreate the missing sub-frames. In the third technique, we propose a Time Interleaving Robust Streaming (TIRS) technique to stream the video frames in different order. The benefit of that is to avoid losing a sequence of neighbouring frames. A missing frame from the streaming video will be reconstructed based on the surrounding frames on the mobile device. In order to reduce the amount of video data that are streamed over limited bandwidth channels, we propose two different techniques. These two techniques are based on identifying and extracting a high motion region of the video frames. We call this the Region Of Interest (ROI); the other parts of the video frames are called the non-Region Of Interest (non-ROI). The ROI is transmitted with high quality, whereas the non-ROI is interpolated from a number of references frames. In the first technique the ROI is a fixed size region; we considered four different types of ROI and three different scenarios. The scenarios are based on the position of the reference frames in the streaming frame sequence. In the second technique the ROI is identified based on the motion in the video frames, therefore the size, position, and shape of the ROI will be different from one video to another according to the video characteristic. The videos are coded using ffmpeg to study the effect of the proposed techniques on the encoding size. Subjective and objective metrics are used to measure the quality level of the reconstructed videos that are obtained from the proposed techniques. Mean Opinion Score (MOS) measurements are used as a subjective metric based on human opinions, while for objective metric the Structural Similarity (SSIM) index is used to compare the similarity between the original frames and the reconstructed frames.
6

Design of a parallel A/D converter system on PCB : For high-speed sampling and timing error correction / Kretskortskonstruktion av system med parallella A/D omvandlare : För höghastighetssampling och korrigering av tidsfel.

Alfredsson, Jon January 2002 (has links)
The goals for most of today’s receiver system are sampling at high-speed, with high resolution and with as few errors as possible. This master thesis describes the design of a high-speed sampling system with"state-of-the-art"components available on the market. The system is designed with a parallel Analog-to-digital converter (ADC) architecture, also called time interleaving. It aims to increase the sampling speed of the system. The system described in this report uses four 12-bits ADCs in parallel. Each ADC can sample at 125 MHz and the total sampling speed will then theoretically become 500 Ms/s. The system has been implemented and manufactured on a printed circuit board (PCB). Up to four boards can be connected in parallel to get 2 Gs/s theoretically. In an approach to increase the systems performance even further, a timing error estimation algorithm will be used on the sampled data. This algorithm estimates the timing errors that occur when sampling with non-uniform time interval between samples. After the estimations, the sampling clocks can be adjusted to correct the errors. This thesis is concerning some ADC theory, system design and PCB implementation. It also describes how to test and measure the system’s performance. No measurement results are presented in this thesis because measurements will be done after this project. The last part of the thesis discusses future improvementsto achieve even higher performance.
7

Design of a parallel A/D converter system on PCB : For high-speed sampling and timing error correction / Kretskortskonstruktion av system med parallella A/D omvandlare : För höghastighetssampling och korrigering av tidsfel.

Alfredsson, Jon January 2002 (has links)
<p>The goals for most of today’s receiver system are sampling at high-speed, with high resolution and with as few errors as possible. This master thesis describes the design of a high-speed sampling system with"state-of-the-art"components available on the market. The system is designed with a parallel Analog-to-digital converter (ADC) architecture, also called time interleaving. It aims to increase the sampling speed of the system. The system described in this report uses four 12-bits ADCs in parallel. Each ADC can sample at 125 MHz and the total sampling speed will then theoretically become 500 Ms/s. The system has been implemented and manufactured on a printed circuit board (PCB). Up to four boards can be connected in parallel to get 2 Gs/s theoretically. </p><p>In an approach to increase the systems performance even further, a timing error estimation algorithm will be used on the sampled data. This algorithm estimates the timing errors that occur when sampling with non-uniform time interval between samples. After the estimations, the sampling clocks can be adjusted to correct the errors. </p><p>This thesis is concerning some ADC theory, system design and PCB implementation. It also describes how to test and measure the system’s performance. No measurement results are presented in this thesis because measurements will be done after this project. The last part of the thesis discusses future improvementsto achieve even higher performance.</p>

Page generated in 0.0946 seconds