• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 8
  • 2
  • 1
  • Tagged with
  • 11
  • 11
  • 11
  • 8
  • 5
  • 5
  • 5
  • 4
  • 4
  • 3
  • 3
  • 3
  • 3
  • 3
  • 3
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

A time-to-voltage converter

Patel, Chirag. January 1999 (has links)
Thesis (M.S.)--Ohio University, November, 1999. / Title from PDF t.p.
2

High voltage DC-DC converter using a series stacked topology /

Van Rhyn, P. D. January 2006 (has links)
Thesis (MScIng)--University of Stellenbosch, 2006. / Bibliography. Also available via the Internet.
3

Variable frequency control of voltage source inverters using harmonic distortion minimization scheme

Teeters, Bradley W. January 1999 (has links)
Thesis (M.S.)--Ohio University, August, 1999. / Title from PDF t.p.
4

PWM converter for a highly non-linear plasma load

Van der Merwe, Wim 12 1900 (has links)
Thesis (MScEng (Electrical and Electronic Engineering))--University of Stellenbosch, 2005. / This thesis discuss an investigation into the applicability of modern high frequency power conversion technology in the plasma mineral processing industry. The physics governing the plasma in a processing environment are analysed to provide a clear understanding of this plasma as electrical load. This was done to create an electrical model for the plasma as load and gain understanding into the electrical supply requirements. Modern high frequency power conversion technology is contrasted with thyristor controlled line frequency technologies to provide a suitable starting point for the study. A 3 kW soft switched converter is proposed for application with a plasma load. This converter is designed and verified. The small-signal signature of the proposed converter under peak current mode control is investigated and a new model is proposed to describe this control configuration.
5

Multifunctional voltage source converter for shipboard power systems

Borisov, Konstantin A., January 2007 (has links)
Thesis (Ph.D.)--Mississippi State University. Department of Electrical and Computer Engineering. / Title from title screen. Includes bibliographical references.
6

Integrated Hybrid Voltage Regulation and Adaptive Clocking for System-on-Chips

Loscalzo, Erik Jens January 2024 (has links)
System-on-chips (SoCs) have become fundamental components in modern electronic devices, from low-power microcontrollers to high-performance AI computing systems. With the increasing demand for performance and efficiency, innovative approaches in power management and clocking mechanisms are increasingly important. One such approach combines multiple regulator architectures to form a hybrid voltage regulation, which this work demonstrated with buck converters and digital low-dropout (D-LDO) regulators. Additionally, the increasing demand for sub-micro-second voltage scaling in SoCs has pushed regulators to be fully integrated in-package and/or on-chip. Buck converters still offer the highest efficiency compared to other converter topologies but present integration challenges that this work addresses by utilizing a package integrated voltage regulator (PIVR) with full back-end integration of magnetic-core power inductors. The on-chip D-LDO demonstrated a fully standard cell-based distributed design integrated into an advanced 12nm FinFET process. A focus on reducing excess timing margins has led to a push towards advanced clocking mechanisms like adaptive clocking, which has caused a shift from more traditional PLL-based dynamic voltage and frequency scaling to unified voltage and frequency scaling architectures that use tunable replica oscillators to decrease timing excess timing margins due to voltage droop, process variations, thermals, and aging. This work implemented UVFS with an HVR architecture using a multi-output PIVR cascaded with on-chip D-LDOs and demonstrated it in a complex 22-core network-on-chip SoC in 12nm FinFET.
7

High voltage DC-DC converter using a series stacked topology

Van Rhyn, P. D. 03 1900 (has links)
Thesis (MScEng (Electrical and Electronic Engineering))-- University of Stellenbosch, 2006. / This thesis presents the design and implementation of a high voltage DC-DC converter using a series stacked topology. The converter’s specifications were set by Spoornet and the converter forms part of a DC-AC inverter to be installed in Spoornet substations. Different converter topologies will be considered. A high frequency, high power coaxially wound transformer will be analysed, designed and manufactured for this specific converter application. A thermal analysis of the transformer will be carried out. The merits of different control schemes, leading to the choice of an average current mode controller, will be discussed. This controller will be designed and implemented to control the converter. The converter is then simulated to test and verify the controller functionality. A two-level series stacked converter is built and tested to verify the converter design and to test the functionality of the coaxially wound transformer. Finally, the results obtained will be discussed.
8

Modelling a new electrical conversion chain for railways applications

Grave, Justin. January 2012 (has links)
M. Tech. Electrical Engineering. / Aims to develop these railways applications for a better use of the electrical power to reduce pollution and consumption. The specification of this project is to improve the conversion of the electrical energy. This also involves improving the connection between the train and the electrical networks using the pantograph. In this research, I will propose a new architecture for the converters and a structure to provide to the grid the electricity generated through braking. Another point regards the command of the converters, which is directly involved in the system behaviour. In order to obtain the best behaviour possible, a different control as usual will be described and modelled to reduce the total harmonics distortion rate and reach a better efficiency.
9

Synchronised Pulsewidth Modulation Strategies Based On Space Vector Approach For Induction Motor Drives

Narayanan, G 08 1900 (has links)
In high power induction motor drives, the switching frequency of the inverter is quite low due to the high losses in the power devices. Real-time PWM strategies, which result in reduced harmonic distortion under low switching frequencies and have maximum possible DC bus utilisation, are developed for such drives in the present work. The space vector approach is taken up for the generation of synchronised PWM waveforms with 3-Phase Symmetry, Half Wave Symmetry and Quarter Wave Symmetry, required for high-power drives. Rules for synchronisation and the waveform symmetries are brought out. These rules are applied to the conventional and modified forms of space vector modulation, leading to the synchronised conventional space vector strategy and the Basic Bus Clamping Strategy-I, respectively. Further, four new synchronised, bus-clamping PWM strategies, namely Asymmetric Zero-Changing Strategy, Boundary Sampling Strategy-I, Basic Bus Clamping Strategy-II and Boundary Sampling Strategy-II, are proposed. These strategies exploit the flexibilities offered by the space vector approach like double-switching of a phase within a subcycle, clamping of two phases within a subcycle etc. It is shown that the PWM waveforms generated by these strategies cannot be generated by comparing suitable 3-phase modulating waves with a triangular carrier wave. A modified two-zone approach to overmodulation is proposed. This is applied to the six synchronised PWM strategies, dealt with in the present work, to extend the operation of these strategies upto the six-step mode. Linearity is ensured between the magnitude of the reference and the fundamental voltage generated in the whole range of modulation upto the six-step mode. This is verified experimentally. A suitable combination of these strategies leads to a significant reduction in the harmonic distortion of the drive at medium and high speed ranges over the conventional space vector strategy. This reduction in harmonic distortion is demonstrated, theoretically as well as experimentally, on a constant V/F drive of base frequency 50Hz for three values of maximum switching frequency of the inverter, namely 450Hz, 350Hz and 250Hz. Based on the notion of stator flux ripple, analytical closed-form expressions are derived for the harmonic distortion due to the different PWM strategies. The values of harmonic distortion, computed based on these analytical expressions, compare well with those calculated based on Fourier analysis and those measured experimentally.
10

PV Based Converter with Integrated Battery Charger for DC Micro-Grid Applications

Salve, Rima January 2014 (has links)
Indiana University-Purdue University Indianapolis (IUPUI) / This thesis presents a converter topology for photovoltaic panels. This topology minimizes the number of switching devices used, thereby reducing power losses that arise from high frequency switching operations. The control strategy is implemented using a simple micro-controller that implements the proportional plus integral control. All the control loops are closed feedback loops hence minimizing error instantaneously and adjusting efficiently to system variations. The energy management between three components, namely, the photovoltaic panel, a battery and a DC link for a microgrid, is shown distributed over three modes. These modes are dependent on the irradiance from the sunlight. All three modes are simulated. The maximum power point tracking of the system plays a crucial role in this configuration, as it is one of the main challenges tackled by the control system. Various methods of MPPT are discussed, and the Perturb and Observe method is employed and is described in detail. Experimental results are shown for the maximum power point tracking of this system with a scaled down version of the panel's actual capability.

Page generated in 0.0908 seconds