The recent application of semiconductor materials, such as GaN, to power electronics has led to the development of a new generation of devices, which promise lower losses, higher operating frequencies and reductions in equipment size. The aim of this research is to study the capabilities of emerging GaN power devices, to understand their advantages, drawbacks, the challenges of their implementation and their potential impact on the performance of power converters. The thesis starts by presenting the development of a simple model for the switching transients of a GaN cascode device under inductive load conditions. The model enables accurate predictions to be made of the switching losses and provides an understanding of the switching process and associated energy flows within the device. The model predictions are validated through experimental measurements. The model reveals the suitability of the cascode device to soft-switching converter topologies. Two GaN cascode transistors are characterised through experimental measurement of their switching parameters (switching speed and switching loss). The study confirms the limited effect of the driver voltage and gate resistance on the turn-off switching process of a cascode device. The performance of the GaN cascode devices is compared against state-of-the-art super junction Si transistors. The results confirm the feasibility of applying the GaN cascode devices in half and full-bridge circuits. Finally, GaN cascode transistors are used to implement a 270V - 28V, 1.5kW, 1 MHz phase-shifted full-bridge isolated converter demonstrating the use of the devices in soft-switching converters. Compared with a 100 kHz silicon counterpart, the magnetic component weight is reduced by 69% whilst achieving a similar efficiency of 91%.

This thesis investigates a novel DC/AC resonant inverter of Induction Heating (IH) system presenting a Multilevel Neutral Point Clamped (MNPCI) topology, as a new part of power supply design. The main function of the prototype is to provide a maximum and steady state power transfer from converter to the resonant load tank, by achieving zero current switching (ZCS) with selecting the best design of load tank topology, and utilizing the advantage aspects of both the Voltage Fed Inverter (VFI) and Current Fed Inverter (CFI) kinds, therefore it can considered as a hybrid-inverter (HVCFI) category . The new design benefits from series resonant inverter design through using two bulk voltage source capacitors to feed a constant voltage delivery to the MNPCI inverter with half the DC rail voltage to decrease the switching losses and mitigate the over voltage surge occurred in inverter switches during operation which may cause damage when dealing with high power systems. Besides, the design profits from the resonant load topology of parallel resonant inverter, through using the LLC resonant load tank. The design gives the advantage of having an output current gain value of about Quality Factor (Q) times the inverter current and absorbs the parasitic components. On the contrary, decreasing inverter current means decreasing the switching frequency and thus, decreasing the switching losses of the system. This aspect increases the output power, which increases the heating efficiency. In order for the proposed system to be more reliable and matches the characteristics of IH process , the prototype is modelled with a variable LLC topology instead of fixed load parameters with achieving soft switching mode of ZCS and zero voltage switching (ZVS) at all load conditions and a tiny phase shift angle between output current and voltage, which might be neglected. To achieve the goal of reducing harmonic distortion, a new harmonic control modulation is introduced, by controlling the ON switching time to obtain minimum Total Harmonic Distortion (THD) content accompanied with optimum power for heating energy.

La tendance actuelle vers la miniaturisation des circuits électroniques a poussé vers ledéveloppement des systèmes sur puce (SoC : System on Chip) contenant plusieurs composants. Cescomposants réalisant des fonctions variées, ont besoin de différentes tensions d’alimentation fourniesà l’aide de plusieurs convertisseurs DC/DC connectés à l’alimentation du SoC. Actuellement, laplupart des circuits électroniques dans les applications portables contiennent des convertisseursDC/DC conventionnels utilisant une inductance pour stocker transitoirement l’énergie électrique.L’inductance étant un composant passif difficilement intégrable, ces convertisseurs sontconnectés à l’extérieur de la puce. Une alternative aux convertisseurs conventionnels est leconvertisseur à capacités commutés, qui a l’avantage d’être facilement intégrable sur silicium.Toutefois, il présente des limitations à cause de la dépendance du facteur de conversion avec lenombre de condensateurs. De plus, les pertes inhérentes à la charge et à la décharge descondensateurs font diminuer son rendement. Il est donc intéressant de trouver une nouvellealternative pour concevoir un convertisseur DC/DC compact et performant afin d’obtenir un circuitélectronique complètement intégrable sur silicium.Le sujet de cette thèse répond au besoin d’une nouvelle méthode de conversion DC/DCintégrable sur silicium et à haut rendement. L’idée est d’utiliser une capacité variable mécaniquementà la place d’une inductance pour stocker l’énergie électrique transitoire. Le condensateur variable serafabriqué par des procédés de fabrication de microsystème MEMS sur silicium ce qui permet d’intégrerla totalité du convertisseur.Dans ce mémoire, nous expliquons tout d’abord le principe et le fonctionnement d’un abaisseur etd’un élévateur de tension utilisant notre nouvelle approche. Par la suite, nous présentons laconception et la fabrication d'un MEMS adapté à la conversion de tension. Finalement, nousexpliquons notre méthode de contrôle utilisant une commutation à zéro de tension. Le rendement d'unélévateur 10V-20V obtenu par simulation est de l’ordre de 88% lorsque la gestion électrique estréalisée avec des composants discrets. Ce rendement très prometteur, devrait être amélioré dans lefutur lorsque tout le système sera intégré sur silicium. / Current trends towards miniaturization of electronic circuits had led to the advent of System onChip containing different types of circuits indented to perform different functions. These sub-systemsrequire different supply voltages that are delivered from the SoC supply voltage using several DC/DCconverters. Currently, most of the electronic circuits of portable applications use conventional SMPS(switch mode power supply) DC/DC converters containing an inductor element to stock temporally theelectrical energy.In this case the converter is outside the chip since the integration of the inductor is very difficultand that resistive losses increase when the coil diameter decreases. The alternative to use switchedcapacitor converters, which can be easily integrated on silicon, presents some limitations because ofthe dependence of the required number of capacitors on the conversion ratio, and because ofswitching losses due to the charge and the discharge of the capacitors inducing a decrease of theconversion efficiency. For that reason, it is interesting to develop a new alternative that allows thefabrication of a compact and efficient DC/DC converter in order to get a completely integrated system.This thesis focuses on a novel solution based on electrostatic MEMS in order to make anintegrated DC/DC converter with high efficiency. A mechanically variable capacitor is used instead ofthe inductor element to store the transient electrical energy. The variable capacitor is fabricated byMEMS micromachining process techniques compatible with CMOS process integration.In this work, we explain the principle and the operation of a step down and a step-up converterusing our novel approach through an energetic analysis, we design a MEMS device optimized withrespect to the voltage conversion application, and we present our converter control method using azero voltage switching technique. An efficiency of almost 88% was obtained by simulation of a 10V-20V converter, when the power management circuitry was considered with discrete elements; thisefficiency is promising and could be improved when the whole system will be integrated on silicon.:

This work developed a deep investigation about different three level three level modulation patterns that the DAB converter can operate, and the impact of these different patterns over the converter power flow and efficiency. The DAB converter can be controlled by three design variables, here defined as control trio (D1, D2, φ). D1 is the duty cycle applied to the high voltage Full Bridge, D2 is the duty cycle applied to the low voltage Full Bridge and φ is the angle between the voltages. For the selection of the control trio that allow the current flow reduction and the efficiency maximization, two algorithms based on the sweep of these variables have been developed. First, the switching frequency (fs), the transformation ratio (a) and the inductance (LHV) are defined by the weighted average efficiency (standards) which result in an optimum design (maximum efficiency) considering the transformer load curve. On the second algorithm, one figure of merit is used, here called current factor , which finds the control trio to mitigate the power flow for each operation point, specified by input and output voltages and power. As result, this work figures out the best relation of design parameters (fs, a, LHV) and of the control trio (D1, D2, φ) for all the operation range (power and voltages variations in a defined period) that results in a maximum efficiency to the DAB converter, according with the component technologies. An analysis of the conditions to get zero voltage switching on semiconductors is also performed. / Este trabalho realiza uma investigação aprofundada sobre os diferentes padrões de modulação três níveis três níveis que o conversor DAB pode assumir, e o impacto que esses diferentes padrões provocam sobre a energia circulante na estrutura e sobre o rendimento. O conversor DAB pode ser controlado por três variáveis de projeto, aqui definidos como trio de controle (D1, D2, φ). D1 é a razão cíclica aplicada ao Full Bridge do lado de alta tensão, D2 a razão cíclica aplicada ao Full Bridge do lado de baixa tensão e φ o ângulo de defasagem entre as duas tensões. Para a seleção do trio de controle que permita a redução da corrente circulante e a maximização do rendimento, foram desenvolvidos dois algoritmos baseados na varredura destas variáveis. No primeiro, através do rendimento médio ponderado (normatizado), são encontradas a frequência de comutação (fs), a relação de transformação (a) e a indutância (LHV) que resulta em um projeto ótimo (máximo rendimento) considerando a curva de carga do transformador. Já, no segundo algoritmo, é utilizada uma figura de mérito, aqui denominada de fator de corrente que encontra o trio de controle que mitiga a energia circulante para cada ponto de operação especificado pelas tensões de entrada e saída e potência. Como resultado final, este trabalho aponta a melhor combinação de parâmetros de projeto (fs, a, LHV) e do trio de controle (D1, D2, φ) para toda a faixa de operação (variações de tensões e potências no período de tempo) que implica no máximo rendimento do conversor DAB, de acordo com as tecnologias. Também é realizada uma análise das condições a serem satisfeitas para que a comutação das chaves ocorra sob zero de tensão.

No description available.

No description available.

This thesis presents an active clamp forward converter for use in the Energy Harvesting From Exercise Machines project. Ideally, this converter will find use as the centerpiece in a process that links elliptical trainers to the California grid. This active clamp forward converter boasts a 14V-60V input voltage range and 150W power rating, which closely match the output voltage and power levels from the elliptical trainer. The isolated topology outputs 51V, higher than previous, non-isolated attempts, which allows the elliptical trainers to interact with a central grid-tied inverter instead of many small ones. The final converter operated at greater than 86% efficiency over most of the elliptical trainer’s input range, and produced very little noise, making it a solid choice for this implementation.

This study investigated the Class-E power amplifier operating at 5.2 GHz. Since the operation of this amplifier applies a lot of stress on the switching transistor, a cascode topology was applied in order to reduce the drain-source voltage stress. Such an amplifier was designed and optimized in order to improve stability, power added efficiency, and matching. A layout for the said design was then created to be fabrication-ready using the TSMC 0.18 um technology. Post-layout simulations were performed in order to realize a more realistic circuit performance with the layout design in mind. Long-term stress effects, such as oxide breakdown, on the key transistors were modeled and simulated in order to achieve an understanding of how leakage currents affect the overall circuit performance. Simulated results were compared and contrasted against theoretical understanding using derived equations. Recommendations for future advancements were made for modification and optimization of the circuit by the application of other stress reduction strategies, variation in the class-E topology, and improvement of the driver stage.

Isolated inverter can provide galvanic isolation which is necessary for some applications with safety regulations. Traditionally, a two-stage configuration is widely applied with isolated dc-dc stage and a sinusoidal pulse-width-modulated (SPWM) dc-ac stage. However, this two-stage configuration suffers from more components count, more complex control and tend to have lower efficiency and lower power density. Meanwhile, a large dc bus capacitor is needed to attenuate the double line frequency from SPWM for two-stage configuration. Therefore, the single-stage approach including an isolated dc-rectified sine stage and a line frequency unfolder is preferable. Since the unfolder circuit is at line frequency being almost lossless, the isolated dc-rectified sine stage becomes critical. However, the relevant research for the single-stage isolated inverter is limited. People either utilize PWM based converter as dc-rectified sine stage with duty cycle adjustment or apply SRC or LLC resonant converter for better soft switching characteristics. For PWM based converter, hard switching restricts the overall inverter efficiency, while for SRC/LLC, enough wide voltage gain range and full range ZVS are the major issues. This dissertation aims to provide solutions for a high-efficiency, high-frequency resonant converter based single-stage soft-switching isolated inverter design. The LLC and LCLCL resonant converters are applied as the isolated dc-rectified sine stage with variable frequency modulation (VFM). Therefore, the rectified sine wave generation consists of many dc-dc conversion with different switching frequencies and an efficient dc-rectified sine stage design needs each dc-dc conversion to be with high efficiency. This dissertation will first propose the optimization methods for LLC converter dc-dc conversion. ZVS models are derived to ensure fully ZVS performance for primary side GaN devices. As a large part in loss breakdown, the optimization for transformer is essential. The LLC converter can achieve above 99% efficiency with proposed optimization approach. Moreover, the channel turn-off energy model is presented for a more accurate loss analysis. With all the design and optimization considerations, a MHz LLC converter based isolated inverter is designed and a hybrid modulation method is proposed, which includes full bridge (FB) VFM for output high line region and half bridge (HB) VFM for output low line region. By changing from FB to HB, the output voltage gain is reduced to half to have a wider voltage gain range. However, the total harmonic distortion (THD) of output voltage at light load will be impacted since the voltage gain will be higher with lighter load at the maximum switching frequency. A MHz LCLCL converter based isolated inverter is proposed for a better output voltage THD at light load conditions. The paralleled LC inside the LCLCL resonant tank can naturally create a zero voltage gain point at their resonant frequency, which shows superior performance for rectified sine wave generation. Besides the better THD performance, the LCLCL converter based isolated inverter also features for easier control, better ZVS performance and narrower switching frequency range. Meanwhile, the LCLCL based inverter topology has bi-directional power flow capability as well. With variable frequency modulation for ac-dc, this topology is still a single-stage solution compared to the traditional two-stage solution including PFC + LLC configuration. / Doctor of Philosophy / Inverters can convert dc voltage to ac voltage and typically people use two-stage approach with isolated dc-dc stage and dc-ac stage. However, this two-stage configuration suffers from more components count, more complex control and tend to have lower efficiency and lower power density. Therefore, the single-stage solution with dc-rectified sine wave stage and a line frequency unfolder becomes appealing. The unfolder circuit is to unfold the rectifier sine wave to an ac sine wave at the output. Since the unfolder is at line frequency and can be considered lossless, the key design is for the dc-rectified sine stage. The resonant converter featured for soft switching seems to be a good candidate. However, the inverter needs soft switching for the whole range and an enough wide voltage gain, which makes the design difficult, especially the target is high efficiency for the overall inverter. This dissertation aims to provide solutions for a high-efficiency, high-frequency resonant converter based single-stage soft-switching isolated inverter design. The LLC and LCLCL resonant converters are applied as the isolated dc-rectified sine stage with variable frequency modulation (VFM). Therefore, the rectified sine wave generation consists of many dc-dc conversion with different switching frequencies and an efficient dc-rectified sine stage design needs each dc-dc conversion to be with high efficiency. The design considerations and optimization methods for the LLC dc-dc conversion are firstly investigated. Based on these approaches, a MHz LLC converter based isolated inverter is designed with proposed hybrid modulation method. To further improve the light load performance, a MHz LCLCL converter based isolated inverter topology is proposed. The paralleled LC inside the LCLCL resonant tank can naturally create a zero voltage gain point which shows superior characteristics for rectified sine wave generation. Moreover, the LCLCL resonant converter based topology has bi-directional capability as well so it can work well for ac voltage to dc voltage conversion.

In der vorliegenden Arbeit werden Möglichkeiten zur Maximierung der Effizienz von stromregelnden DC/DC-Wandlern für den Betrieb von Hochleistungs-LEDs in PKW-und Motorrad-Beleuchtungseinrichtungen untersucht, mit dem Ziel, das Gewicht und den Energieverbrauch der Steuergeräte zu reduzieren und so zu dem stetigen Bestreben der Minimierung der Gesamtfahrzeugemissionen beizutragen. Dafür werden verschiedene, teils sequenziell aufbauende Maßnahmen in Topologie, Bauelementen, Dimensionierung und Betriebsart betrachtet. Eine grundlegende Herausforderung für die Auslegung der Schaltung stellt dabei deren universelle Verwendbarkeit als Gleichteil in einem großen Bereich an Ausgangsstrom und -spannung in den individuellen Scheinwerfersystemen der verschiedenen Fahrzeugderivate dar. Die Grundlage für die Verringerung der Verlustleistung bildet die Vereinfachung der Schaltreglertopologie hinsichtlich des Bauteilaufwands. Dies wird durch die Versorgung der Schaltung aus dem 48 V-Energiebordnetz und die Verwendung der Topologie des Tiefsetzstellers erreicht. Elementarer Anteil dieser Arbeit ist die Untersuchung der Wirksamkeit des Einsatzes neuartiger Galliumnitrid-Leistungsschalter (GaN-HEMTs) anstelle der konventionellen Silizium-MOSFETs, was zunächst an Hand von Berechnungen und schaltungstechnischen, parasitärbehafteten und zeitvarianten Simulationen durchgeführt wird. Bereits bei herkömmlichen Schaltfrequenzen und hartgeschaltetem Betrieb können signifikante Verbesserungen des Wirkungsgrades erreicht werden. Weitergehend wird der Nutzen der durch die GaN-Transistoren ermöglichten höheren Schaltfrequenzen eruiert. Die um bis zu Faktor 20 erhöhte Schaltfrequenz macht den Einsatz einer resonanten Betriebsart (Zero-Voltage-Switching) und einer Luftspule als Hauptinduktivität notwendig. Auf Steuergeräteebene kann somit die Verlustleistung auf unter ein Drittel reduziert werden, was zudem ein deutlich einfacheres und kompakteres Gehäuse ermöglicht, wodurch das Gesamtgewicht etwa halbiert werden kann. Abschließend wird die Schaltung in einem Prototypen praktisch umgesetzt und die Funktionsfähigkeit im ZVS-Betrieb bei Schaltfrequenzen von bis zu 10 MHz verifiziert. / This thesis deals with the research of possibilities for maximising efficiency of current-regulating DC/DC-Converters for driving high-power-LEDs in passenger-car- and motorcycle-lighting-devices. The ambition is to reduce weight and energy-consumption of the electronic-control-units, to contribute to reach the continuously decreasing target-values for vehicle-emissions. Therefor different approaches in topology, components, design and operating mode are considered. A key-challenge for the circuit-design is the common-part-strategy for usage in many individual vehicle-headlamp-systems with a wide range of output-current and LED-string-voltages. Basis for the reduction of power-losses is the simplification of the converters topology in terms of quantity of components. This is achieved by using the 48 V -vehicle-electrical-system as voltage-supply and a step-down-topology. Mainpart of this research is about the potential benefits of applying novel Galliumnitride High-electron-mobility-transistors (GaN-HEMTs) instead of silicon MOS-FETs. Initially this is done by calculations and parasitic-afflicted, timevariant circuit-simulations. Already in hardswitching operation under conventional switching-frequencies significant improvements in converter-efficiency can be achieved. Furthermore the advantages of higher switching-frequencies, offered by the GaN-transistors, are investigated. Up to 20 times higher switching-frequencies necessitate a resonant operating mode of the circuit (Zero-voltage-switching) and the use of an aircoil as main-inductor. On ECU-level power-losses can be reduced down to less than one third, which enables a more simplified and compact housing-concept, so that the overall weight can drop to about the half. Finally the designed circuit is build up in a prototype and the functional capability is verified in ZVS-mode with up to 10 MHz switching-frequency.