Spelling suggestions: "subject:"point failure""
1 |
Stress concentrations in weld heat affected zones in aluminium-zinc-magnesium alloyChan, Toong Khuan January 1992 (has links)
No description available.
|
2 |
Osteoarthritis of the handLim, Keith K. T. January 1997 (has links)
No description available.
|
3 |
ROBUST ESTIMATION OF RELIABILITY IN THE PRESENCE OF MULTIPLE FAILURE MODESAdduri, Phani R. 19 December 2006 (has links)
No description available.
|
4 |
Effects Of Bedding Void On Internal Moment Increase In Concrete PipesKazma, Jad 01 January 2005 (has links)
Large diameter concrete pipes have been used in many areas of central Florida to carry pressured sewage flow. These pipes have been typically located at six feet below finished roadway elevation, and ranges in diameter from thirty six to sixty inches. The water table is typically located at shallow depth below finished roadway elevation, and generally fluctuates between five to ten feet depending on the relative roadway elevation to mean sea level. These pipes are under pressure when carrying the sewage flow, but return to normal atmospheric pressures when the flow stops. Since the water table encases most of the pipe circumference, no leaks is developed from the water table to the pipe when the pipe is under pressure. Once the pressure in the pipes returns to zero, the water starts seeping into the pipe while washing the subgrade with it into the pipe's interior. The subgrade washes into the pipe at the joint inverts between adjacent pieces of the pipe, since the invert is where the most tension exists in the joint under the weight of the soil and traffic loading above the pipe, making it the most probable location where a gap in the joint would form. This would cause the origination of a small void under the pipe, which creates pressure redistribution in the subgrade reaction under the pipe. As the void develops in the middle third of the bedding under the invert, pressure redistribution occurs to the outer two thirds of the bedding. As the stress increases in the outer portions of the bedding, more subgrade material is washed into the pipe when it is not under pressure, making the void larger. As the void becomes large, the moment in the pipe is greatly increased, and therefore the gap in the joint is increased due to the tension increase at the bottom of the pipe. More material is allowed into the pipe, and the void becomes deeper as fewer restrictions are encountered between the water table and the empty pipe. As the pipe becomes pressurized, more subgrade material is disturbed by the leak from the inside of the pipe to the outside, and void is constantly generated. The void then leads to the continuous settlement of the roadway. It is intended by this study to model the stresses in the subgrade around the pipe using a finite element software to determine the effects of void in the pipe's bedding on the stress around the pipe's outer perimeter. The stresses calculated as a result of the void will then be used in determining the increase in internal moment created in the pipe as the void is generated and became larger and deeper. Average stresses on the top and bottom of the pipe were calculated due to the soil profile dead load and live load caused by loading the soil profile with one and two HS-20 trucks. The average stresses were recalculated after the addition of void in the pipe bedding. The void width and depth were varied to come up with the case that would generate the highest unbalanced load on the pipe. The average bottom stress was subtracted from the average top stress to determine the unbalanced load on the pipe that would cause an internal moment in the pipe. At the most critical case, a forty kilo pounds per foot moment was caused by the existence of the void under the sixty inch diameter pipe used in the model. Such a moment is large to be resisted by either the pipe alone or the pipe reinforced by an additional structural support, unless such support is accompanied by void decrease and a mean to stop the subgrade from eroding into the pipe.
|
5 |
A novel method for hazard rate estimates of the second level interconnections in infrastructure electronicsSärkkä, J. (Jussi) 09 June 2008 (has links)
Abstract
Electronic devices are subjected to various usage environments, wherein stresses are induced to components and their interconnections. The level of stress affects the interval of failure occurrences. When the stress level and aging characteristics of sub-material parts are known, the failure occurrence can be predicted. However, the predictions are based on uncertainties and a practical method to help to assess the component interconnection reliability is needed.
In this thesis a novel method to utilize the accelerated stress test data for the hazard rate estimates is introduced. The hazard rate expectations of the interconnection elements are presented as interconnection failures in time (i-FIT) figures that can be used as a part of the conventional product reliability estimates. The method utilizes second level reliability test results for a packaging type specific failure occurrence estimates. Furthermore, the results can be used as such in the component packaging reliability estimates.
Moreover, a novel method to estimate the interconnection failures in terms of costs is presented. In this novel method the interconnection elements are dealt as cost elements. It is also shown that the costs of the interconnection failures could be very high, if the stress-strength characteristics of the interconnection system are wrongly chosen.
The lead-free manufacturing has emphasized the thermal compatibility of the materials of the component, the solder and the Printed Wiring Board. Improper materials for Area Array components will result as excessive component warping during the reflow, as is shown in this thesis. A novel method for estimating the amount of component warping during the lead-free reflow is introduced.
In this thesis, a method to predict the second level interconnection hazard rate is introduced. The method utilizes the second level reliability test data in the life time predictions of the component solder joints. The resulted hazard rates can be used as a part of product field performance estimates. Also, the effect of the process variation and the material properties on the lead-free solder joint reliability is introduced. / Tiivistelmä
Elektronisen laitteen materiaalien yhteensopivuus ja käyttöympäristö määrittävät sen kokemat rasitukset. Laitteen komponentteihin tai niiden liitoksiin kohdistuvat rasitukset aiheuttavat lopulta laitteen vikaantumisen. Vikaantumisten taajuuteen vaikuttavat paitsi rasituksen taso ja tyyppi, myös laitteen materiaalien ominaisuudet. Todellinen vikaantumistaajuus perustuu kuitenkin muihinkin parametreihin, mistä johtuen vikaantumisennusteet voivat olla epätarkkoja. Tästä syystä käytännölliselle liitosten vikaantumisen arviointimenetelmälle on tarve.
Tässä väitöskirjassa esitellään uusi komponenttien juotosliitosten arviointimenetelmä, jonka avulla voidaan muuntaa kiihdytetyn rasitustestauksen tulos vikaantumistaajuusarvioksi laitteen todellisessa käyttöympäristössä. Menelmässä hyödynnetään levytason rasitustestauksen tuloksia komponenttien kotelotyyppikohtaisiin vikaantumisennusteisiin. Menetelmää voidaan käyttää sellaisenaan arvioitaessa komponenttikoteloiden luotettavuutta todellisissa rasitus- tai tuoteympäristöissä.
Väitöskirjassa esitellään myös uusi menetelmä vikaantuneiden liitosten kustannusten määrittämiseen, mikä auttaa myös uuden liitosteknologian kokonaiskustannusten arvioimisessa. Lisäksi väitöskirjatyössä osoitetaan, että liitosvikojen aiheuttamat kustannukset voivat olla erittäin korkeita, mikäli juotosliitoksiin kohdistuvat rasitukset ylittävät liitosten suunnitellun kestävyyden.
Elektroniikan lyijyttömän valmistamisen myötä komponenttien, juotteen ja piirilevyn materiaalien yhteensopivuus korostuu. Väitöskirjatyössä osoitetaan, että yhteensopimattomien materiaalien käyttäminen komponenteissa voi johtaa komponentin liialliseen taipumaan kuumakonvektiojuottamisen aikana. Lisäksi esitellään menetelmä komponentin taipuman arvioimiseksi lämpötilan funktiona.
Tässä väitöskirjassa esitellään uusi menetelmä, jolla voidaan arvioida komponenttien juotosliitosten vikaantumista ja vikaantumisen vaikutusta tuotteiden kokonaiskustannuksiin. Menetelmä perustuu kiihdytetyn rasitustestauksen tuloksiin, joita voidaan käyttää juotosliitosten vikaantumisten arvioimiseen tuotteen todellisissa käyttöolosuhteissa. Lisäksi väitöskirjatyössä on arvioitu juotosmateriaalin ja juotosaluemitoituksen vaikutusta juotosliitosten luotettavuuteen.
|
6 |
Prognostics for Condition Based Maintenance of Electrical Control Units Using On-Board Sensors and Machine LearningFredriksson, Gabriel January 2022 (has links)
In this thesis it has been studied how operational and workshop data can be used to improve the handling of field quality (FQ) issues for electronic units. This was done by analysing how failure rates can be predicted, how failure mechanisms can be detected and how data-based lifetime models could be developed. The work has been done on an electronic control unit (ECU) that has been subject to a field quality (FQ) issue, determining thermomechanical stress on the solder joints of the BGAs (Ball Grid Array) on the PCBAs (Printed circuit board assembly) to be the main cause of failure. The project is divided into two parts. Part one, "PCBA" where a laboratory study on the effects of thermomechanical cycling on solder joints for different electrical components of the PCBAs are investigated. The second part, "ECU" is the main part of the project investigating data-driven solutions using operational and workshop history data. The results from part one show that the Weibull distribution commonly used to predict lifetimes of electrical components, work well to describe the laboratory results but also that non parametric methods such as kernel distribution can give good results. In part two when Weibull together with Gamma and Normal distributions were tested on the real ECU (electronic control unit) data, it is shown that none of them describe the data well. However, when random forest is used to develop data-based models most of the ECU lifetimes of a separate test dataset can be correctly predicted within a half a year margin. Further using random survival forest it was possible to produce a model with just 0.06 in (OOB) prediction error. This shows that machine learning methods could potentially be used in the purpose of condition based maintenance for ECUs.
|
7 |
Thermal Cycling Fatigue Investigation of Surface Mounted Components with Eutectic Tin-Lead Solder JointsBonner, J. K. "Kirk", de Silveira, Carl 10 1900 (has links)
International Telemetering Conference Proceedings / October 28-31, 1996 / Town and Country Hotel and Convention Center, San Diego, California / Eutectic (63% tin-37% lead) or near-eutectic (40% tin-60% lead) tin-lead solder is widely used for creating electrical interconnections between the printed wiring board (PWB) and the components mounted on the board surface. For components mounted directly on the PWB mounting pads, that is, surface mounted components, the tin-lead solder also constitutes the mechanical interconnection. Eutectic solder has a melting point of 183°C (361°F). It is important to realize that its homologous temperature, defined as the temperature in degrees Kelvin over its melting point temperature (T(m)), also in degrees Kelvin, is defined as T/T(m). At room temperature (25°C = 298K), eutectic solder's homologous temperature is 0.65. It is widely acknowledged that materials having a homologous temperature ≥ 0.5 are readily subject to creep, and the solder joints of printed wiring assemblies are routinely exposed to temperatures above room temperature. Hence, solder joints tend to be subject to both thermal fatigue and creep. This can lead to premature failures during service conditions. The geometry, that is, the lead configuration, of the joints can also affect failure. Various geometries are better suited to withstand failure than others. The purpose of this paper is to explore solder joint failures of dual in-line (DIP) integrated circuit components, leadless ceramic chip carriers (LCCCs), and gull wing and J-lead surface mount components mounted on PWBs.
|
Page generated in 0.0672 seconds