• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 9
  • 6
  • 3
  • 2
  • 1
  • 1
  • 1
  • Tagged with
  • 28
  • 28
  • 18
  • 17
  • 17
  • 13
  • 13
  • 12
  • 8
  • 8
  • 7
  • 6
  • 6
  • 6
  • 5
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
11

Design and Evaluation of an Ultra-Low Power Successive Approximation ADC

Zhang, Dai January 2009 (has links)
<p>Analog-to-digital converters (ADC) targeted for use in medical implant devices serve an important role as the interface between analog signal and digital processing system. Usually, low power consumption is required for a long battery lifetime. In such application which requires low power consumption and moderate speed and resolution, one of the most prevalently used ADC architectures is the successive approximation register (SAR) ADC.This thesis presents a design of an ultra-low power 9-bit SAR ADC in 0.13μm CMOS technology. Based on a literature review of SAR ADC design, the proposed SAR ADC combines a capacitive DAC with S/H circuit, uses a binary-weighted capacitor array for the DAC and utilizes a dynamic latch comparator. Evaluation results show that at a supply voltage of 1.2V and an output rate of 1kS/s, the SAR ADC performs a total power consumption of 103nW and a signal-to-noise-and-distortion ratio of 54.4dB. Proper performance is achieved down to a supply voltage of 0.45V, with a power consumption of 16nW.</p>
12

Design and Evaluation of an Ultra-Low Power Successive Approximation ADC

Zhang, Dai January 2009 (has links)
Analog-to-digital converters (ADC) targeted for use in medical implant devices serve an important role as the interface between analog signal and digital processing system. Usually, low power consumption is required for a long battery lifetime. In such application which requires low power consumption and moderate speed and resolution, one of the most prevalently used ADC architectures is the successive approximation register (SAR) ADC.This thesis presents a design of an ultra-low power 9-bit SAR ADC in 0.13μm CMOS technology. Based on a literature review of SAR ADC design, the proposed SAR ADC combines a capacitive DAC with S/H circuit, uses a binary-weighted capacitor array for the DAC and utilizes a dynamic latch comparator. Evaluation results show that at a supply voltage of 1.2V and an output rate of 1kS/s, the SAR ADC performs a total power consumption of 103nW and a signal-to-noise-and-distortion ratio of 54.4dB. Proper performance is achieved down to a supply voltage of 0.45V, with a power consumption of 16nW.
13

Self-Calibration And Digital-Trimming Of Successive Approximation Analog-To-Digital Converters

January 2014 (has links)
abstract: Several state of the art, monitoring and control systems, such as DC motor controllers, power line monitoring and protection systems, instrumentation systems and battery monitors require direct digitization of a high voltage input signals. Analog-to-Digital Converters (ADCs) that can digitize high voltage signals require high linearity and low voltage coefficient capacitors. A built in self-calibration and digital-trim algorithm correcting static mismatches in Capacitive Digital-to-Analog Converter (CDAC) used in Successive Approximation Register Analog to Digital Converters (SARADCs) is proposed. The algorithm uses a dynamic error correction (DEC) capacitor to cancel the static errors occurring in each capacitor of the array as the first step upon power-up and eliminates the need for an extra calibration DAC. Self-trimming is performed digitally during normal ADC operation. The algorithm is implemented on a 14-bit high-voltage input range SAR ADC with integrated dynamic error correction capacitors. The IC is fabricated in 0.6-um high voltage compliant CMOS process, accepting up to 24Vpp differential input signal. The proposed approach achieves 73.32 dB Signal to Noise and Distortion Ratio (SNDR) which is an improvement of 12.03 dB after self-calibration at 400 kS/s sampling rate, consuming 90-mW from a +/-15V supply. The calibration circuitry occupies 28% of the capacitor DAC, and consumes less than 15mW during operation. Measurement results shows that this algorithm reduces INL from as high as 7 LSBs down to 1 LSB and it works even in the presence of larger mismatches exceeding 260 LSBs. Similarly, it reduces DNL errors from 10 LSBs down to 1 LSB. The ADC occupies an active area of 9.76 mm2. / Dissertation/Thesis / Doctoral Dissertation Electrical Engineering 2014
14

Energy-Efficient Capacitance-to-Digital Converters for Low-Energy Sensor Nodes

Omran, Hesham 11 1900 (has links)
Energy efficiency is a key requirement for wireless sensor nodes, biomedical implants, and wearable devices. The energy consumption of the sensor node needs to be minimized to avoid battery replacement, or even better, to enable the device to survive on energy harvested from the ambient. Capacitive sensors do not consume static power; thus, they are attractive from an energy efficiency perspective. In addition, they can be employed in a wide range of sensing applications. However, the sensor readout circuit–i.e., the capacitance-to-digital converter (CDC)–can be the dominant source of energy consumption in the system. Thus, the development of energy-efficient CDCs is crucial to minimizing the energy consumption of capacitive sensor nodes. In the first part of this dissertation, we propose several energy-efficient CDC architectures for low-energy sensor nodes. First, we propose a digitally-controlled coarsefine multislope CDC that employs both current and frequency scaling to achieve significant improvement in energy efficiency. Second, we analyze the limitations of successive approximation (SAR) CDC, and we address these limitations by proposing a robust parasitic-insensitive opamp-based SAR CDC. Third, we propose an inverter-based SAR CDC that achieves an energy efficiency figure-of-merit (FoM) of 31fJ/Step, which is the best energy efficiency FoM reported to date. Fourth, we propose a differential SAR CDC with quasi-dynamic operation to maintain excellent energy efficiency for a scalable sample rate. In the second part of this dissertation, we study the matching properties of small integrated capacitors, which are an integral component of energy-efficient CDCs. Despite conventional wisdom, we experimentally illustrate that the mismatch of small capacitors can be directly measured, and we report mismatch measurements for subfemtofarad integrated capacitors. We also correct the common misconception that lateral capacitors match better than vertical capacitors, and we identify the conditions that make one implementation preferable. In the third and last part of this dissertation, we investigate the potential of novel metal-organic framework (MOF) thin films in capacitive gas sensing. We provide sensitivity-based optimization and simple fabrication flow for capacitive interdigitated electrodes. We use a custom flexible gas sensor test setup that is designed and built in-house to characterize MOF-based capacitive gas sensors.
15

Design of a low power 8-bit A/D converter for wireless neural recorder applications

Yang, Jiao 10 July 2017 (has links)
Human brain and related topics like neuron spikes and their active potentials have become more and more attractive to people these days, as these issues are extremely helpful for curing many neural injuries and cognitive diseases. One method to discover this field is by designing a chip embedded in brains with probes to actual neurons. It is obvious that batteries are not practical for these applications and thereby RF radiation is used as power sources, revealing that chips should operate under a very low power supply. Since neural signals are analog waveforms, analog-to-digital converter (A/D converter, ADC) is the key component in a neural recorder chip. This thesis proposes the complete design of a low power 8-bit successive approximation register (SAR) A/D converter for use in a wireless neural recorder chip, realizing the function of digitizing a sampled neural signal with a frequency distribution of 10Hz to 10kHz. A modified energy-saving capacitor array in the SAR structure is provided to help save power dissipation. Therefore, the ADC shall operate within a power budget of 20­μW maximum from a 1­V power source, at a clock frequency of 500kHz corresponding to a conversion rate of 55.5-kS/s. All the circuits are designed and implemented based on the IBM/Global Foundries 8HP 130nm BiCMOS technology. Simulations of schematic and layout versions are done respectively to verify the functionality, linearity and power consumption of the ADC. Key words: Successive approximation register analog-to-digital converter (SAR-ADC), low power design, energy-saving capacitor array, neural recorder applications
16

Controle H-infinito não linear e a equação de Hamilton Jacobi-Isaacs. / Nonlinear H-infinity control and the Hamilton-Jacobi-Isaacs equation.

Ferreira, Henrique Cezar 10 December 2008 (has links)
O objetivo desta tese é investigar aspectos práticos que facilitem a aplicação da teoria de controle H1 não linear em projetos de sistemas de controle. A primeira contribuição deste trabalho é a proposta do uso de funções ponderação com dinâmica no projeto de controladores H1 não lineares. Essas funções são usadas no projeto de controladores H1 lineares para rejeição de perturbações, ruídos, atenuação de erro de rastreamento, dentre outras especificações. O maior obstáculo para aplicação prática da teoria de controle H1 não linear é a dificuldade para resolver simultaneamente as duas equações de Hamilton-Jacobi-Isaacs relacionadas ao problema de realimentação de estados e injeção da saída. Não há métodos sistematicos para resolver essas duas equações diferenciais parciais não lineares, equivalentes µas equações de Riccati da teoria de controle H1 linear. A segunda contribuição desta tese é um método para obter a injeção da saída transformando a equação de Hamilton-Jacobi-Isaacs em uma sequencia de equações diferenciais parciais lineares, que são resolvidas usando o método de Galerkin. Controladores H1 não lineares para um sistema de levitação magnética são obtidos usando o método clássico de expansão em série de Taylor e o método de proposto para comparação. / The purpose of this thesis is to investigate practical aspects to facilitate the ap- plication of nonlinear H1 theory in control systems design. Firstly, it is shown that dynamic weighting functions can be used to improve the performance and robustness of the nonlinear H1 controller such as in the design of H1 controllers for linear plants. The biggest bottleneck to the practical applications of nonlinear H1 control theory has been the di±culty in solving the Hamilton-Jacobi-Isaacs equations associated with the design of a state feedback and an output injection gain. There is no systematic numerical approach for solving this ¯rst order, nonlinear partial di®erential equations, which reduces to Riccati equations in the linear context. In this work, successive ap- proximation and Galerkin approximation methods are combined to derive an algorithm that produces an output injection gain. Design of nonlinear H1 controllers obtained by the well established Taylor approximation and by the proposed Galerkin approxi- mation method applied to a magnetic levitation system are presented for comparison purposes.
17

A Successive Approximation Register Analog-to-digital Converter For Low Cost Microbolometers

Mahsereci, Yigit Uygar 01 February 2012 (has links) (PDF)
Commercialization of infrared (IR) vision is of vital importance for many applications, such as automobile and health care. The main obstacle in front of the further spread of this technology is the high price. The cost reduction is achieved by placing on-chip electronics and diminishing the camera size, where one of the important components is the analog-to-digital converter (ADC). This thesis reports the design of a successive approximation register (SAR) ADC for low-cost microbolometers and its test electronics. Imaging ADCs are optimized only for the specific application in order to achieve the lowest power, yet the highest performance. The successive approximation architecture is chosen, due to its low-power, small-area nature, high resolution potential, and the achievable speed, as the ADC needs to support a 160x120 imager at a frame rate of 25 frames/sec (fps). The resolution of the ADC is 14 bit at a sampling rate of 700 Ksample/sec (Ksps). The noise level is at the order of 1.3 LSBs. The true resolution of the ADC is set to be higher than the need of the current low-cost microbolometers, so that it is not the limiting factor for the overall noise specifications. The design is made using a 0.18&micro / m CMOS process, for easy porting of design to the next generation low-cost microbolometers. An optional dual buffer approach is used for improved linearity, a modified, resistive digital-to-analog converter (DAC) is used for enhanced digital correction, and a highly configurable digital controller is designed for on-silicon modification of the device. Also, a secondary 16-bit high performance ADC with the same topology is designed in this thesis. The target of the high resolution ADC is low speed sensors, such as temperature sensors or very small array sizes of infrared sensors. Both of the SAR ADCs are designed without switched capacitor circuits, the operation speed can be minimized as low as DC if an extremely low power operation is required. A compact test setup is designed and implemented for the ADC. It consists of a custom designed proximity card, an FPGA card, and a PC. The proximity card is designed for high resolution ADC testing and includes all analog utilities such as voltage references, voltage regulators, digital buffers, high resolution DACs for reference generation, voltage buffers, and a very high resolution &Delta / -&Sigma / DAC for input voltage generation. The proximity card is fabricated and supports automated tests, because many components surrounding the ADC are digitally controllable. The FPGA card is selected as a commercially available card with USB control. The full chip functionalities and performances of both ADCs are simulated. The complete layouts of both versions are finished and submitted to the foundry. The ADC prototypes consist of more than 7500 transistors including the digital circuitry. The power dissipation of the 16-bit ADC is around 10mW, where the 14-bit device consumes 30mW. Each of the dies is 1mm x 5mm, whereas the active circuits occupy around 0.5mm x 1.5mm silicon area. These chips are the first steps in METU for the realization of the digital-in digital-out low cost microbolometers and low cost sensors.
18

Estudo de falhas transientes e técnicas de tolerância a falhas em conversores de dados do tipo SAR baseados em redistribuição de carga

Lanot, Alisson Jamie Cruz January 2014 (has links)
Conversores A/D do tipo aproximações sucessivas (SAR) baseados em redistribuição de carga são frequentemente utilizados em aplicações envolvendo a aquisição de sinais, principalmente as que exigem um baixo consumo de área e energia e boa velocidade de conversão. Esta topologia está presente em diversos dispositivos programáveis comerciais, como também em circuitos integrados de propósito geral. Tais dispositivos, quando expostos a ambientes suscetíveis a radiação, como é o caso de aplicações espaciais, estão sujeitos à colisão com partículas capazes de ionizar o silício. Estes podem causar falhas temporárias, como um efeito transiente, uma inversão de bit em um elemento de memória, ou até mesmo danos permanentes no circuito. Este trabalho visa descrever o comportamento do conversor SAR baseado em redistribuição de carga após a ocorrência de efeitos transientes causados por radiação, por meio de simulação SPICE. Tais efeitos podem causar falhas nos componentes da topologia: chaves, lógica de controle e comparador. Estes são propagados por todo o estágio de conversão, devido à sua característica sequencial de conversão. Por fim, uma discussão sobre as possíveis técnicas de mitigação de falhas para esta topologia é apresentada. / Successive Approximation Register (SAR) Analog to Digital Converters (ADCs) based on charge redistribution are frequently used in data acquisition systems, especially those requiring low power and low area, and good conversion speed. This topology is present on several mixed-signal programmable devices. These devices, when exposed to harsh environments, such as radiation, which is the case for space applications, are prone to Single Event Effects (SEEs). These effects may cause temporary failures, such as transient effects or memory upsets or even permanent failures on the circuit. This work presents the behavior of this type of converter after the occurrence of a transient fault on the circuit, by means of SPICE simulations. These transient faults may cause an inversion on the conversion due to a transient on the control logic of the switches, or a charge or discharge of the capacitors when a transient occur on the switches, as well as a failure on the comparator, which may propagate to the remainder stages of conversion, due to the sequential nature of the converter. A discussion about the possible fault mitigation techniques is also presented.
19

Estudo de falhas transientes e técnicas de tolerância a falhas em conversores de dados do tipo SAR baseados em redistribuição de carga

Lanot, Alisson Jamie Cruz January 2014 (has links)
Conversores A/D do tipo aproximações sucessivas (SAR) baseados em redistribuição de carga são frequentemente utilizados em aplicações envolvendo a aquisição de sinais, principalmente as que exigem um baixo consumo de área e energia e boa velocidade de conversão. Esta topologia está presente em diversos dispositivos programáveis comerciais, como também em circuitos integrados de propósito geral. Tais dispositivos, quando expostos a ambientes suscetíveis a radiação, como é o caso de aplicações espaciais, estão sujeitos à colisão com partículas capazes de ionizar o silício. Estes podem causar falhas temporárias, como um efeito transiente, uma inversão de bit em um elemento de memória, ou até mesmo danos permanentes no circuito. Este trabalho visa descrever o comportamento do conversor SAR baseado em redistribuição de carga após a ocorrência de efeitos transientes causados por radiação, por meio de simulação SPICE. Tais efeitos podem causar falhas nos componentes da topologia: chaves, lógica de controle e comparador. Estes são propagados por todo o estágio de conversão, devido à sua característica sequencial de conversão. Por fim, uma discussão sobre as possíveis técnicas de mitigação de falhas para esta topologia é apresentada. / Successive Approximation Register (SAR) Analog to Digital Converters (ADCs) based on charge redistribution are frequently used in data acquisition systems, especially those requiring low power and low area, and good conversion speed. This topology is present on several mixed-signal programmable devices. These devices, when exposed to harsh environments, such as radiation, which is the case for space applications, are prone to Single Event Effects (SEEs). These effects may cause temporary failures, such as transient effects or memory upsets or even permanent failures on the circuit. This work presents the behavior of this type of converter after the occurrence of a transient fault on the circuit, by means of SPICE simulations. These transient faults may cause an inversion on the conversion due to a transient on the control logic of the switches, or a charge or discharge of the capacitors when a transient occur on the switches, as well as a failure on the comparator, which may propagate to the remainder stages of conversion, due to the sequential nature of the converter. A discussion about the possible fault mitigation techniques is also presented.
20

Controle H-infinito não linear e a equação de Hamilton Jacobi-Isaacs. / Nonlinear H-infinity control and the Hamilton-Jacobi-Isaacs equation.

Henrique Cezar Ferreira 10 December 2008 (has links)
O objetivo desta tese é investigar aspectos práticos que facilitem a aplicação da teoria de controle H1 não linear em projetos de sistemas de controle. A primeira contribuição deste trabalho é a proposta do uso de funções ponderação com dinâmica no projeto de controladores H1 não lineares. Essas funções são usadas no projeto de controladores H1 lineares para rejeição de perturbações, ruídos, atenuação de erro de rastreamento, dentre outras especificações. O maior obstáculo para aplicação prática da teoria de controle H1 não linear é a dificuldade para resolver simultaneamente as duas equações de Hamilton-Jacobi-Isaacs relacionadas ao problema de realimentação de estados e injeção da saída. Não há métodos sistematicos para resolver essas duas equações diferenciais parciais não lineares, equivalentes µas equações de Riccati da teoria de controle H1 linear. A segunda contribuição desta tese é um método para obter a injeção da saída transformando a equação de Hamilton-Jacobi-Isaacs em uma sequencia de equações diferenciais parciais lineares, que são resolvidas usando o método de Galerkin. Controladores H1 não lineares para um sistema de levitação magnética são obtidos usando o método clássico de expansão em série de Taylor e o método de proposto para comparação. / The purpose of this thesis is to investigate practical aspects to facilitate the ap- plication of nonlinear H1 theory in control systems design. Firstly, it is shown that dynamic weighting functions can be used to improve the performance and robustness of the nonlinear H1 controller such as in the design of H1 controllers for linear plants. The biggest bottleneck to the practical applications of nonlinear H1 control theory has been the di±culty in solving the Hamilton-Jacobi-Isaacs equations associated with the design of a state feedback and an output injection gain. There is no systematic numerical approach for solving this ¯rst order, nonlinear partial di®erential equations, which reduces to Riccati equations in the linear context. In this work, successive ap- proximation and Galerkin approximation methods are combined to derive an algorithm that produces an output injection gain. Design of nonlinear H1 controllers obtained by the well established Taylor approximation and by the proposed Galerkin approxi- mation method applied to a magnetic levitation system are presented for comparison purposes.

Page generated in 0.1001 seconds