11 |
Framework for Reconfigurable Systems on the Altera Chips / Framework for Reconfigurable Systems on the Altera ChipsKremel, Bruno January 2015 (has links)
This work reviews the development frameworks available for the Altera System-On-Chip solutions. These solutions are then compared to solutions available on the Xilinx platform. The RSoC Framework is then presented as an advantageous alternative for the vendor's solutions. This framework is currently available for the Xilinx Zynq platform. Furthermore the work assess the key differences between Xilinx Zynq and Altera Cyclone V SoC platforms and proposes the solution to port the framework to Altera platform. The design and implementation of then RSoC Framework port to Altera Cyclone V SoC is then discussed. Finally the work evaluates the performance of the ported system on the new platform.
|
12 |
Utveckling av produktprototyp för hårdvaruaccelererad bildbehandling / Development of a product prototype for hardware-accelerated image processingAlmgren, Mikael, Ekström, Erik January 2013 (has links)
I dagens samhälle finns inbyggda system i allt från vattenkokare till rymdraketer. För att möta användarnas ständigt ökande krav på prestanda och funktionalitet måste hårdvaran i dessa system utnyttjas optimalt. Detta kan göras genom att konstruera hårdvara specifikt för den aktuella uppgiften eller att använda en mer generell hårdvara, där istället mjukvaran är anpassningsbar. I många fall kan det vara lämpligt, och i vissa fall även nödvändigt, att blanda dessa metoder för att lösa en given uppgift. En kraftfull processor kan exempelvis kompletteras med en accelerator uppbyggd av specifik hårdvara. Delar av lösningen kan genomföras snabbare i dessa acceleratorer vilket leder till ett bättre system. Problemet med denna lösningsmodell är dock att förbindelsen mellan processorn och acceleratorn ofta bildar en flaskhals för data som ska bearbetas. En metod för att minimera denna falskhals är att utveckla både programmerbar logik (FPGA, Field-Programmable Gate Array) och en processor på samma chip. Denna täta integration gör det möjligt att både förenkla och snabba upp kommunikationen mellan FPGA och processor. Xilinx har utvecklat ett sådant system, Zynq-7000, uppbyggd av en dubbelkärning ARM-processor och en kraftfull FPGA. Denna rapport beskriver det arbete som har utförts under detta examensarbete. Syftet med examensarbetet var att undersöka hur en specifik produktprototyp kan implementeras i Zynq-7000. Fokus för arbetet var att undersöka hur den interna kommunikationen bör genomföras och därigenom även hur lösningen bör partitioneras mellan mjukvara och hårdvara. Den tänkta produkten var ett system för bildigenkänning av frukter eller grönsaker för användning i en livsmedelsbutik. Under arbetet har utvecklingskortet ZedBoard, baserat på Zynq-7000, använts som målplattform. / In today's society there are embedded systems in almost everything from toasters to space rockets. In order to meet users’ ever-increasing demands for performance and functionality, the hardware of these systems must be utilized optimally. This can be done by designing hardware specifically for the task, or to use a more general hardware running customizable software. In many cases it may be suitable, and in some cases even necessary, to mix these methods to solve a given task. For example, a powerful processor could be complemented with special designed hardware, called an accelerator, to solve parts of the problem faster. The overall system performance can thus be increased by the use of the accelerators. One problem with this solution is that the connection between the processor and the accelerator may form a bottleneck. One way to reduce the effects of this bottleneck is to tightly integrate programmable logic (FPGA, Field Programmable Gate Array) and a processor on the same chip. This tight integration makes it possible to simplify and speed up the communication between the two units. For example, image processing could be accelerated in the FPGA and the result could then be used in some software application in the processor. This report describes how the work was carried out during this thesis. The main goal of the thesis was to study how a specific product prototype could be implemented using a Zynq-7000 based development board. The focus of this work was to study how the internal communication should be implemented, and there by how the solution should be partitioned between the software and hardware in Zynq-7000. The intended product was a system for image recognition of fruits or vegetables for use in a grocery store. During the work we used a Zynq-7000 based development board called ZedBoard to try our implementations.
|
13 |
Intégration d'architectures mixtes reconfigurables : Application à la détection de défauts dans des structures hétérogènes / Integration of mixed programmable architectures : applied to fault detection in heterogeneous structuresZedek, Sabeha Fettouma 23 March 2015 (has links)
Les activités scientifiques que nous présentons dans ce manuscrit de thèse s’inscrivent dans la thématique de l’intelligence ambiante, axe stratégique ADREAM au sein du LAAS-CNRS. Depuis plusieurs années notre équipe de recherche N2IS fédère l’approche technologique de la SHM avec pour objectif la surveillance de santé structurelle. En effet, la maturité des matériaux innovants tels que les composites suscitent un intérêt certain auprès des constructeurs aéronautiques, ou bien encore l’utilisation des matériaux de type béton pour des ouvrages d’art, sont autant de structures hétérogènes qui nécessitent une surveillance périodique et/ou continue. Ceci, afin de détecter des cracks, des fissures, des corrosions surfaciques ou bien encore des délaminages. Pour ce faire, les solutions existantes s’appuient usuellement sur des technologies de contrôle non destructif (CND) qui intègrent le plus souvent des réseaux de capteurs à faible consommation interfacés avec des systèmes d’analyses des signaux. Ces approches CND présentent des limitations fonctionnelles majeures : elles ne sont pas versatiles et ne permettent pas d’assurer une continuité de service dans un mode « dégradé » lors d’un fonctionnement sur batterie avec un niveau d’énergie minimal. Notre travail de recherche se situe dans une perspective liée à la quantification d’un niveau de robustesse de structure hétérogène. Il a pour ambition le développement et l’intégration de systèmes matériels mixtes (analogiques/numériques) reconfigurables. Au terme d’une investigation sur les principales solutions technologiques matérielles reprogrammables et compte tenu de la problématique liée aux développements d’algorithmes d’analyse embarqués et de la minimisation de la consommation énergétique des capteurs, le choix s’est porté sur des technologies complémentaires FPAA et FPGA. Initialement nos études de recherche se sont focalisées sur l'étude de fonction analogique matérielle reconfigurable analogique. L'objectif est de démontrer une faisabilité conceptuelle en intégrant un système de conditionnement complexe (implémentation d'une technique de détection synchrone), ceci en considérant le compromis entre la prise de décision d’une reconfiguration à la volée vis-à-vis d’une gestion rationnelle de l'énergie du système. Dès lors, se pose la question de comment intégrer et stocker des données nécessaires au développement d’un traitement numérique performant ? Une solution repose sur une approche hybride avec une puce de type Zynq produite par Xilinx et embarquée sur une Zedboard. Cette solution, plus performante qu’une approche PSoC a permis le développement et l’implémentation de techniques de traitement de signal grâce à des outils d'optimisation et de génération de code de haut niveau. Au terme de ce travail de recherche, les résultats obtenus démontrent la validité des concepts mis en œuvre et permettent d'engager dès à présent le développement d’architectures intelligentes de nouvelle génération / Scientific activities described in this PhD thesis are part of the theme of smart environment, strategy axes of ADREAM with the LAAS-CNRS. Since several years, our research team (N2IS) had a field of interest in SHM (Structural Health Monitoring) with the objective of doing a smart diagnostic on different heterogeneous structures. Indeed, the maturity of innovative materials such as composites triggering interest among aircraft manufacturers, or even the use of materials like concrete structures of civil engineering, all those heterogeneous structures that require periodic monitoring and / or continuous one. This is to detect cracks, disbond, surface corrosion or even delamination. To do this, existing solutions usually rely on technologies of nondestructive testing (NDT) that incorporate mostly sensor networks low-power systems interfaced with analysis of signals. These approaches have significant functional limitations: they are not versatile and do not allow for continuity of service in a "degraded" when operating on battery power with a minimum level of energy mode. Our research is a view related to the quantization level of robustness of a heterogeneous structure. Its aim is the development and integration of hardware reconfigurable mixed (A / D ) systems. After an investigation of the main technological solutions reprogrammable hardware and given the problems associated with developments in analytical embedded and minimizing the energy consumption of sensor algorithms. The choice was based on technologies like FPAA and FPGA. Initially our research studies have focused on the study of reconfigurable analog hardware analog. The objective was to show a conceptual feasibility of integrating a complex conditioning system (implementation of a synchronous detection technique), considering the tradeoff between a decision on the fly reconfiguration and a rational energy management system. Therefore, the question of how to integrate and store data necessary for the development of an efficient digital processing. A solution based on a hybrid approach with a chip produced by Xilinx called Zynq and embedded on a Zedboard. This solution is more efficient than a PSoC approach and allowed the development and implementation of signal processing techniques with tools for optimization and provided a solution of self-generation code trough a graphic interface. Following this research, the results obtained demonstrate the validity of the concepts implemented and allow us to imagine the next smart generation architectures
|
14 |
Viabilidade da implementação do protocolo IPMI em um SYSTEM-ON-CHIP /Souza, Sthefany Fernandes de January 2019 (has links)
Orientador: Aílton Akira Shinoda / Resumo: Bastidores eletrônicos de alta performance e disponibilidade utilizam o protocolo Intelligent Platform Management Interface (IPMI) para gerenciar seus dispositivos, controlando e monitorando os recursos disponíveis. Neste contexto para inserir dispositivos com tecnologia mais avançada, novos projetos foram elaborados para atualização dos sistemas de hardware e software baseados em System-on-Chip (SoC), principalmente na área de Física de Alta Energia. Uma aplicação existente, desenvolvida na parceira São Paulo Research and Analysis Center – Fermi National Accelerator Laboratory (SPRACE–FERMILAB) na colaboração internacional do Compact Muon Solenoid detector/Large Hadron Collider/European Organization for Nuclear Research (CMS/LHC/CERN), utiliza o protocolo IPMI implementado em um microcontrolador, contudo, para o processo de atualização vigente, há um interesse desta implementação em SoC. Assim, esta pesquisa foi desenvolvida como o estudo da viabilidade da implementação IPMI em um SoC. Para estabelecer e verificar o protocolo IPMI via barramento I²C, a plataforma Xilinx ZC702 Evaluation Board foi utilizada com os respectivos dispositivos SoC Zynq e Erasable Programmable Memory (EEPROM). Além disso foi desenvolvido uma estrutura simples do IPMI no sistema operacional em tempo real (FreeRTOS) baseados em modelos de hardware e software criados na plataforma Xilinx IDE e SDK. Por meio dos resultados apresentados é possível constatar a viabilidade da implementação IPMI em sistema... (Resumo completo, clicar acesso eletrônico abaixo) / Abstract: High performance and availability electronic racks use the Intelligent Platform Management Interface (IPMI) protocol to manage your devices by controlling and monitoring available resources. In this context to insert devices with more advanced technology, new projects were elaborated to update the System-on-Chip (SoC) based hardware and software systems, mainly in the area of High Energy Physics. An existing application developed at the São Paulo Research and Analysis Center partner - Fermi National Accelerator Laboratory (SPRACE – FERMILAB) in the international collaboration of the Compact Muon Solenoid detector/Large Hadron Collider/European Organization for Nuclear Research (CMS/LHC/CERN) uses The IPMI protocol implemented in a microcontroller, however, for the current update process, there is an interest of this implementation in SoC. Thus, this research was developed as the study of the viability of implementing IPMI in a SoC. To establish and verify the IPMI protocol via I²C bus, the Xilinx ZC702 Evaluation Board platform was used with the respective SoC Zynq and Erasable Programmable Memory (EEPROM) devices. In addition, a simple IPMI framework in the real time operating system (FreeRTOS) based on hardware and software models created on the Xilinx IDE and SDK platform was developed. From the results presented, it is possible to verify the viability of IPMI implementation in systems such as SoC Zynq as platform management controller, which allows migration and further t... (Complete abstract click electronic access below) / Mestre
|
15 |
Region-based Convolutional Neural Network and Implementation of the Network Through Zedboard ZynqMD MAHMUDUL ISLAM (6372773) 10 June 2019 (has links)
<div>In autonomous driving, medical diagnosis, unmanned vehicles and many other new technologies, the neural network and computer vision has become extremely popular and influential. In particular, for classifying objects, convolutional neural networks (CNN) is very efficient and accurate. One version is the Region-based CNN (RCNN). This is our selected network design for a new implementation in an FPGA.</div><div><br></div><div>This network identies stop signs in an image. We successfully designed and trained an RCNN network in MATLAB and implemented it in the hardware to use in an embedded real-world application. The hardware implementation has been achieved with maximum FPGA utilization of 220 18k_BRAMS, 92 DSP48Es, 8156 FFS, 11010 LUTs with an on-chip power consumption of 2.235 Watts. The execution speed in FPGA is 0.31 ms vs. the MATLAB execution of 153 ms (on computer) and 46 ms (on GPU).</div>
|
16 |
FPGA-based programmable embedded platform for image processing applicationsSiddiqui, Fahad Manzoor January 2018 (has links)
A vast majority of electronic systems including medical, surveillance and critical infrastructure employs image processing to provide intelligent analysis. They use onboard pre-processing to reduce data bandwidth and memory requirements before sending information to the central system. Field Programmable Gate Arrays (FPGAs) represent a strong platform as they permit reconfigurability and pipelining for streaming applications. However, rapid advances and changes in these application use cases crave adaptable hardware architectures that can process dynamic data workloads and be easily programmed to achieve ecient solutions in terms of area, time and power. FPGA-based development needs iterative design cycles, hardware synthesis and place-and-route times which are alien to the software developers. This work proposes an FPGA-based programmable hardware acceleration approach to reduce design effort and time. This allows developers to use FPGAs to profile, optimise and quickly prototype algorithms using a more familiar software-centric, edit-compile-run design flow that enables the programming of the platform by software rather than high-level synthesis (HLS) engineering principles. Central to the work has been the development of an optimised FPGA-based processor called Image Processing Processor (IPPro) which efficiently uses the underlying resources and presents a programmable environment to the programmer using a dataflow design principle. This gives superior performance when compared to competing alternatives. From this, a three-layered platform has been created which enables the realisation of parallel computing skeletons on FPGA which are used to eciently express designs in high-level programming languages. From bottom-up, these layers represent programming (actor, multiple actors and parallel skeletons) and hardware (IPPro core, multicore IPPro, system infrastructure) abstraction. The platform allows acceleration of parallel and non-parallel dataflow applications. A set of point and area image pre-processing functions are implemented on Avnet Zedboard platform which allows the evaluation of the performance. The point function achieved 2.53 times better performance than the area functions and point and area functions achieved performance improvements of 7.80 and 5.27 times over sin- gle core IPPro by exploiting data parallelism. The pipelined execution of multiple stages revealed that a dataflow graph can be decomposed into balanced actors to deliver maximum performance by hiding data transfer and processing time through exploiting task parallelism; otherwise, the maximum achievable performance is limited by the slowest actor due to the ripple effect caused by unbalanced actors. The platform delivered better performance in terms of fps/Watt/Area than Embedded Graphic Processing Unit (GPU) considering both technologies allows a software-centric design flow.
|
17 |
Hardware Root of Trust for Linux Based Edge GatewayAl-Galby, Mohamed, Arezou, Madani January 2018 (has links)
Linux-based Edge Gateways that connects hundreds or maybe thousands of IoT devices, are exposed to various threats and cyber-attacks from the internet. These attacks form a considerable risk targeting the privacy and confidentiality of IoT devices throughout their gateways. Many researches and studies have been conducted to alleviate such a problem. One of the solutions can be achieved by building a root of trust based on a hardware module such as Trusted Platform Module (TPM) or software like Trusted Execution Environment (TEE). In this work, we provide a solution to the problem by enabling Hardware Root of Trust (HRoT) using TPM on a product from HMS Industrial Network AB known as GWen board, a Linux-based embedded system, used as gateway to connect IoT devices. We describe a method that uses the processor of the GWen (i.e. Zynq-7020 FPGA SoC) to enable secure boot. Besides, we provide a method to enable the TPM chip mounted on the GWen (i.e. SLB 9670 TPM 2.0) using TPM Software Stack TSS 2.0. We demonstrated, in detail, various use-cases using the TPM on GWen including cryptographic keys generation, secure key storage and key usage for different cryptographic operations. Furthermore, we conducted an analysis to the adopted solution by inspecting the latency of TPM commands on the GWen gateway. According to the high restrictions of TPM 2.0 specifications and based on our results, adding the TPM 2.0 to the IoT gateway GWen will enhance the security of its Linux distribution and will makes it possible to securely identify and authenticate the gateway on the network based on its secret keys that are stored securely inside its TPM.
|
18 |
Accelerated Simulation of Modelica Models Using an FPGA-Based ApproachLundkvist, Herman, Yngve, Alexander January 2018 (has links)
This thesis presents Monza, a system for accelerating the simulation of modelsof physical systems described by ordinary differential equations, using a generalpurpose computer with a PCIe FPGA expansion card. The system allows bothautomatic generation of an FPGA implementation from a model described in theModelica programming language, and simulation of said system.Monza accomplishes this by using a customizable hardware architecture forthe FPGA, consisting of a variable number of simple processing elements. A cus-tom compiler, also developed in this thesis, tailors and programs the architectureto run a specific model of a physical system.Testing was done on two test models, a water tank system and a Weibel-lung,with up to several thousand state variables. The resulting system is several timesfaster for smaller models and somewhat slower for larger models compared to aCPU. The conclusion is that the developed hardware architecture and softwaretoolchain is a feasible way of accelerating model execution, but more work isneeded to ensure faster execution at all times.
|
19 |
Měřicí systém termoluminiscence / Thermoluminescence measurement systemMatějka, Tomáš January 2018 (has links)
This thesis deals with revision and design of electronic for measuring system PSI TL 500 which is designed for measurement of thermoluminescence phenomena in photosystem II. Thesis describes principles and properties of the measuring system in its current form and changes for the new version are discussed. Digital control part based on Xilinx Zynq platform is designed. Revision of analog measuring part of system is made and partial changes are implemented.
|
20 |
Řízení a konstrukce víceúčelového obraběcího stroje / Construction and control of multipurpose milling machineMichalík, Daniel January 2019 (has links)
This semestral work deals with the design and realization of multipurpose milling machine for production of prototype small components made from soft materials and PCBs. Thesis contains design of mechanical construction, individual parts of driving machine and graphic user interface.
|
Page generated in 0.1774 seconds