• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 43
  • 12
  • 11
  • 10
  • 1
  • 1
  • Tagged with
  • 87
  • 87
  • 53
  • 43
  • 26
  • 23
  • 20
  • 18
  • 17
  • 17
  • 16
  • 15
  • 15
  • 12
  • 11
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
71

Transient simulation of power-supply noise in irregular on-chip power distribution networks using latency insertion method, and causal transient simulation of interconnects characterized by band-limited data and terminated by arbitrary terminations

Lalgudi, Subramanian N. 02 April 2008 (has links)
Power distribution networks (PDNs) are conducting structures employed in semiconductor systems with the aim of providing circuits with reliable and constant operating voltage. This network has non-neglible electrical parasitics. Consequently, when digital circuits inside the chip switch, the supply voltage delivered to them does not remain ideal and exhibits spatial and temporal voltage fluctuations. These fluctuations in the supply voltage, known as the power-supply noise (PSN), can affect the functionality and the performance of modern microprocessors. The design of this PDN in the chip is an important part in ensuring power integrity. Modeling and simulation of the PSN in on-chip PDNs is important to reduce the cost of processors. These PDNs have irregular geometries, which affect the PSN. As a result, they have to be modeled. The problem sizes encountered in this simulation are usually large (on the order of millions), necessitating computationally efficient simulation approaches. Existing approaches for this simulation do not guarantee at least one of the following three required properties: computationally efficiency, accuracy, and numerically robustness. Therefore, there is a need to develop accurate, numerically robust, and efficient algorithms for this simulation. For many interconnects (e.g., transmission lines, board connectors, package PDNs), only their frequency responses and SPICE circuits (e.g., nonlinear switching drivers, equivalent circuits of interconnects) terminating them are known. These frequency responses are usually available only up to a certain maximum frequency. Simulating the electrical behavior of these systems is important for the reliable design of microprocessors and for their faster time-to-market. Because terminations can be nonlinear, a transient simulation is required. There is a need for a transient simulation of band-limited frequency-domain data characterizing a multiport passive system with SPICE circuits. The number of ports can be large (greater than or equal to 100 ports). In this simulation, unlike in traditional circuit simulators, normal properties like stability and causality of transient results are not automatically met and have to be ensured. Existing techniques for this simulation do not guarantee at least one of the following three required properties: computationally efficiency for a large number of ports, causality, and accuracy. Therefore, there is a need to develop accurate and efficient time-domain techniques for this simulation that also ensure causality. The objectives of this Ph.D. research are twofold: 1) To develop accurate, numerically robust, and computationally efficient time-domain algorithms to compute PSN in on-chip PDNs with irregular geometries. 2) To develop accurate and computationally efficient time-domain algorithms for the causal cosimulation of band-limited frequency-domain data with SPICE circuits.
72

Development of three-phase continuation power flow for voltage stability analysis of distribution systems

Khaniya, Dina, January 2008 (has links)
Thesis (M.S.)--Mississippi State University. Department of Electrical and Computer Engineering. / Title from title screen. Includes bibliographical references.
73

Wide-band modelling of an air-core power transformer winding

Van Jaarsveld, Barend Jacobus 12 1900 (has links)
Thesis (MScEng)-- Stellenbosch University, 2013. / ENGLISH ABSTRACT: The objective of this project is to develop an electromagnetic model that can be used to accurately calculate the voltage distribution in a transformer winding structure when excited with standard impulse excitation waves. This voltage distribution is required during the design stage of a power transformer to ensure that the insulation is capable of withstanding the occurring electric field stresses during these tests. This study focuses on the modelling of a single disk-type power transformer winding without the presence of an iron-core. Methods of calculating self- and mutual-inductances of transformer windings are presented and validated by means of finite element method software simulations. The same is done for the calculation methods used for calculating the capacitances in and around the winding structure. The calculated and FEM-simulated results are compared to measured values as a final stage of validation. The methods used to calculate the various model parameters seem to produce results that agrees well with measured values. The non-linear frequency dependant dissipative nature of transformer windings is also investigated and a methodology to take this into account is proposed and implemented. The complete modelling methodology proposed in this thesis, which includes the calculation of the model parameters, model synthesis and solver algorithm, are applied to an actual case study. The case study is performed on an air-core reactor manufactured using a disk-type power transformer winding. The reactor is excited with standard lightning impulse waves and the voltages along the winding are measured. The calculated and measured voltage wave forms are compared in both the frequency and time-domain. From the comparison it is found that the model accurately represents the actual transient voltage response of the testunit for the frequency range of interest during standard factory acceptance tests. / AFRIKAANSE OPSOMMING: Die doel van hierdie projek is om 'n elektromagnetiese model te ontwikkel wat gebruik kan word om die spanningsverspreiding in 'n transformatorwindingstruktuur te bereken as standaard weerligimpulstoetse toegedien word. Hierdie spanningsverspreiding word vereis tydens die ontwerpstadium van ‘n kragtransformator om te verseker dat die isolasie in staat is om die elektriese veldsterkte tydens hierdie toetse te weerstaan. Hierdie studie fokus op die modelering van 'n enkele skyftipe-kragtransformatorwinding sonder die teenwoordigheid van 'n ysterkern. Metodes van berekening van self- n wedersydse-induktansie van transformatorwindings word aangebied en getoets deur middel van Eindige-Element-Metode (EEM) simulasies. Dieselfde word gedoen vir die metodes wat gebruik word vir die berekening van die kapasitansies in en rondom die windingstruktuur. Die berekende en EEM-gesimuleerde resultate word vergelyk met die gemeete waardes as 'n finale vlak van bekragtiging. Die metodes wat gebruik word om die verskillende modelparameters te bereken vergelyk goed met gemete waardes. Die nie-lineêre frekwensie-afhanklike verliese van transformatorwindings word ook ondersoek en 'n metode om hierdie in ag te neem is voorgestel en geïmplementeer. Die volledige voorgestelde modeleringsmetodiek in hierdie tesis, wat die berekening van die modelparameters, modelsintese en oplosingsalgoritme insluit word toegepas op 'n werklike gevallestudie. Die gevallestudie is uitgevoer op 'n lugkern-reaktor wat 'n skyftipe-kragtransformatorwinding. Die reaktor word onderwerp aan die standaard weerligimpuls golwe en die spanning al langs die winding word gemeet. Die berekende en gemete spanning golf vorms word met mekaar vergelyk in beide die frekwensie- en tyd-vlak. Uit die vergelyking blyk dit dat die model die werklike oorgangspanningsweergawe van die toetseenheid akkuraat verteenwoordig vir die frekwensie reeks van belang tydens standaard fabriekaanvaardingstoetse.
74

Model predictive control of AC-to-AC converter voltage regulator

Chewele, Youngie Klyv 04 1900 (has links)
Thesis (MEng)--Stellenbosch University, 2014. / ENGLISH ABSTRACT: The development of fast and efficient processors, programmable devices and high power semiconductors has led to the increased use of semiconductors directly in the power supply path in order to achieve strict power quality standards. New and advanced algorithms are used in the process and calculated on-line to bring about the required fast response to voltage variations. Losses in high voltage semiconductors increase with increased operating frequencies. A balance between semiconductor power losses and power quality is achieved through control of power semiconductor switching frequencies. A predictive control algorithm to achieve high power quality and limit the power losses in the high power semiconductor switches through switching frequency control is discussed for a tap switched voltage regulator. The quality of power, voltage regulator topology and the control algorithm are discussed. Simulation results of output voltage and current are shown when the control algorithm is used to control the regulator. These results are verified by practical measurements on a synchronous buck converter. / AFRIKAANSE OPSOMMING: Die ontwikkeling van vinnige en doeltreffende verwerkers, programmeerbare toestelle en hoëdrywings halfgeleiers het gelei tot 'n groter gebruik van halfgeleiers direk in die kragtoevoer pad om streng elektriese toevoer kwaliteit standaarde te bereik. Nuwe en gevorderde algoritmes word gebruik in die proses en word aan-lyn bereken om die nodige vinnige reaksie tot spanningswisselinge te gee. Verliese in hoë-spannings halfgeleiers verhoog met hoër skakel frekwensies. 'n Balans tussen die halfgeleier drywingsverliese en spanningskwalteit is behaal deur die skakel frekwensie in ag te neem in die beheer. 'n Voorspellinde-beheer algoritme om ‘n hoë toevoerkwaliteit te bereik en die drywingsverliese in die hoëdrywingshalfgeleier te beperk, deur skakel frekwensie te beheer, is bespreek vir 'n tap-geskakelde spanning reguleerder. Die toevoerkwaliteit, spanningsreguleerder topologie en die beheer algoritme word bespreek. Simulasie resultate van die uittree-spanning en stroom word getoon wanneer die beheer algoritme gebruik word om die omsetter te beheer. Hierdie resultate is deur praktiese metings op 'n sinkrone afkapper.
75

Wide Input Common-mode Range Fully Integrated Low-dropout Voltage Regulators

January 2016 (has links)
abstract: The modern era of consumer electronics is dominated by compact, portable, affordable smartphones and wearable computing devices. Power management integrated circuits (PMICs) play a crucial role in on-chip power management, extending battery life and efficiency of integrated analog, radio-frequency (RF), and mixed-signal cores. Low-dropout (LDO) regulators are commonly used to provide clean supply for low voltage integrated circuits, where point-of-load regulation is important. In System-On-Chip (SoC) applications, digital circuits can change their mode of operation regularly at a very high speed, imposing various load transient conditions for the regulator. These quick changes of load create a glitch in LDO output voltage, which hamper performance of the digital circuits unfavorably. For an LDO designer, minimizing output voltage variation and speeding up voltage glitch settling is an important task. The presented research introduces two fully integrated LDO voltage regulators for SoC applications. N-type Metal-Oxide-Semiconductor (NMOS) power transistor based operation achieves high bandwidth owing to the source follower configuration of the regulation loop. A low input impedance and high output impedance error amplifier ensures wide regulation loop bandwidth and high gain. Current-reused dynamic biasing technique has been employed to increase slew-rate at the gate of power transistor during full-load variations, by a factor of two. Three design variations for a 1-1.8 V, 50 mA NMOS LDO voltage regulator have been implemented in a 180 nm Mixed-mode/RF process. The whole LDO core consumes 0.130 mA of nominal quiescent ground current at 50 mA load and occupies 0.21 mm x mm. LDO has a dropout voltage of 200 mV and is able to recover in 30 ns from a 65 mV of undershoot for 0-50 pF of on-chip load capacitance. / Dissertation/Thesis / Masters Thesis Electrical Engineering 2016
76

[en] DYNAMIC AGGREGATION OF VOLTAGE REGULATORS: ANATEM MODELS 19, 20 AND 21 / [pt] AGREGAÇÃO DINÂMICA DE REGULADORES DE TENSÃO: MODELOS 19, 20 E 21 DO ANATEM

SABRINA DA SILVA SANTOS 22 September 2005 (has links)
[pt] A agregação dinâmica de reguladores de tensão de unidades geradoras coerentes, visando o cálculo de equivalentes dinâmicos para estudos de estabilidade transitória de sistemas de energia elétrica, é o objeto desta dissertação. A metodologia empregada para o cálculo de equivalentes dinâmicos apresenta três etapas: a identificação de geradores coerentes, a redução estática da rede e a agregação dinâmica dos modelos das unidades geradoras coerentes. A agregação dinâmica de um grupo de geradores coerentes consiste em representar este grupo através de uma ou mais unidades geradoras equivalentes. As unidades geradoras coerentes podem ser representadas por diferentes modelos de máquina síncrona, regulador de tensão, estabilizador, turbina e regulador de velocidade. Haverá, então, um modelo equivalente para cada componente da unidade geradora. Os parâmetros lineares de cada modelo equivalente são ajustados numericamente através do método de Levenberg-Marquardt para resolver o problema de otimização multivariável. O objetivo principal é a determinação do melhor modelo equivalente para uma dada composição de modelos de reguladores de tensão num grupo de unidades geradoras coerentes. O sistema teste New England é utilizado para avaliar a metodologia empregada, observando-se os desempenhos dinâmicos dos equivalentes propostos. Serão considerados modelos do banco de dados de estabilidade do sistema elétrico brasileiro. / [en] This dissertation deals with the problem of dynamic aggregation of voltage regulators of coherent generating units to calculate dynamic equivalents for power system transient stability studies. The methodology used to calculate coherencybased dynamic equivalents has three basic steps: the identification of the coherent groups of generating units, the static reduction of the external network and the dynamic aggregation of coherent generating unit models. The dynamic aggregation of a group of coherent generating units consists of the representation of this group by one or more equivalent generating units. The coherent generating units can be represented by different models of synchronous machine, voltage regulator, stabilizer, turbine and speed governor. There will be an equivalent model for each component of the generating unit. The linear parameters of the equivalent models are numerically adjusted using the Levenberg-Marquardt method in order to solve the multivariable optimization problem. The main objective is the determination of the best equivalent model for a given composition of voltage regulator models in a group of coherent generating units. The New England system is used to evaluate the dynamic performance of the equivalents. The voltage regulator models considered in this work are in the Brazilian electrical system stability database. The swing curves of the internal system generators obtained with the equivalent system are compared with those obtained with the simulation of the complete system.
77

Otimização de níveis de tensão nas redes de distribuição considerando a alocação de bancos de capacitores e reguladores de tensão. / Voltage level optimization in distribution network by allocation of capacitor banks and voltage regulators.

Madruga, Ederson Pereira 11 April 2011 (has links)
The reactive power and voltage level control in distribution networks are routine in a power. The customer s voltage levels legislation, allows to the customers with voltage levels out of the limits stipulated by Brazilian Electricity Regulatory Agency receive financial compensation by inadequate service. The coordinated adjust of the equipment, capacitor banks and voltage regulators allocation along the feeders are usual actions to ensure proper voltage levels to the customers. In Brazil, distribution networks are usually large with numerous and long low-voltage circuits. Based on the networks geo-referenced registers, the proposed algorithm uses computational intelligence techniques to optimize voltage levels and reactive power, considering the primary and secondary network distribution. This work provides a tool that will allow the specialist obtain the most cost-effective to simultaneous capacitor banks and voltage regulators allocation, optimizing the primary and secondary voltage levels in distributions networks, minimizing operating costs and losses. / O controle do perfil de tensão nas redes de distribuição é uma tarefa rotineira em distribuidoras de energia. Com uma legislação rígida sobre os níveis de tensão, as unidades consumidoras que estão com o fornecimento fora dos padrões estipulados pela ANEEL (Agência Nacional de Energia Elétrica) recebem compensação financeira pelo serviço inadequado. O ajuste coordenado dos equipamentos e a alocação de banco de capacitores e reguladores de tensão ao longo dos alimentadores são ações práticas para garantir níveis de tensão adequados aos consumidores. No Brasil, as redes de distribuição são longas com inúmeros circuitos de baixa tensão igualmente extensos. Tendo como base o cadastro georeferenciado das redes, o algoritmo proposto neste trabalho utiliza técnicas de inteligência computacional para otimizar os níveis de tensão e reativos no sistema de distribuição, considerando as redes primárias e secundárias de distribuição. Este trabalho traz uma ferramenta que permitirá ao especialista obter a melhor relação custo-benefício na alocação simultânea de bancos de capacitores e reguladores de tensão, otimizando os níveis de tensão nas redes primárias e secundárias, minimizando custos operacionais e perdas.
78

Contribuição ao projeto de circuitos integrados de reguladores de tensão com charge pump em tecnologia CMOS : aceleração do tempo de partida, redução do ripple, redução do efeito kick-back e técnica indireta de medida da tensão de saída / Contribution to the integrated circuit design related to voltage regulator with charge pump circuit embedded in CMOS technology : fast startup improvement, ripple and kick-back effect reduction and new techinique of indirect output voltage measurement

Terçariol, Walter Luis, 1975- 12 December 2014 (has links)
Orientador: José Antonio Siqueira Dias / Tese (doutorado) - Universidade Estadual de Campinas, Faculdade de Engenharia Elétrica e de Computação / Made available in DSpace on 2018-08-26T13:53:46Z (GMT). No. of bitstreams: 1 Tercariol_WalterLuis_D.pdf: 1322557 bytes, checksum: 4f45518a1a62907cd9a61afa627408c3 (MD5) Previous issue date: 2014 / Resumo: Este trabalho visa compilar três contribuições na melhoria dos projetos de reguladores de tensão com unidades de bombeamento de carga embutidos (células elevadoras de tensão Dickson - BC). A primeira aborda uma técnica inovadora de arranque na partida deste módulo elevador quando habilitado. Este projeto se refere à aceleração da inicialização do modulo BC, tendo como objetivo a diminuição do intervalo de tempo da rampa ascendente da tensão de saída Vo até atingir o nível alvo de regulação. A técnica consiste em gerenciar o aumento da freqüência do relógio de bombeamento entregue as unidades de bombeamento durante a fase de subida, quando a regulação estiver estabelecida o sistema se regenera voltando ao estado original de freqüência de bombeamento natural. Uma segunda proposta inovadora de projeto é referente à homogeneização e redução da aleatoriedade da ondulação da tensão de saída Vo, referente ao regulador com o modulo BC embutido, baseado em comparadores com trava, com proposta de redução do erro de comparação devido ao efeito aleatório durante o estagio de comparação comumente encontrado neste tipo de abordagem, a técnica consiste em suprimir o acoplamento capacitivo nocivo durante a fase de isolamento elétrico no processo de comparação mantendo o espelho de corrente do comparador na região de saturação. Esta técnica visa proporcionar uma redução significativa da capacitância de desacoplamento utilizada para filtragem da tensão Vo. Uma terceira e última contribuição é referente a uma inovadora técnica de medição indireta da tensão de saída Vo do regulador com módulo BC baseada em uma medida simples e precisa dos pares tensão da porta e fonte (VPS) e corrente elétrica do dreno (Idreno) de um dispositivo NMOS de alta tensão adicionado de modo que duas tensões conhecidas (preestabelecidas) são aplicadas na porta do dispositivo e as respectivas correntes de dreno são mensuradas e uma terceira desconhecida (oriunda do regulador elevador BC) desconhecida pode ser extrapolada de forma simples. Esta técnica visa ser útil para medição de reguladores de baixa potencia pois o carregamento do regulador (Vo) é quase nulo.Todas as inovações e melhorias propostas foram analisadas em veículos de teste (silício) e com as provas de conceito, feitas em simulações elétricas / Abstract: This work aims to compile contributions in improving designs based on voltage regulators with voltage elevator with built-in charge pump CP. The first deals with an innovative technique rump-up this module when enabled. This project refers to the acceleration of startup the CP module, aiming at the reduction of the period of stabilization of the ramp output voltage Vo to the level of regulation target. The technique is to manage increasing the frequency of pumping clock during the phase of rump up and when the setting established the system regenerates back to the original state pumping frequency. A second innovative project proposal was made on the homogenization and reduction of the ripple of the output voltage Vo, referring to the regulator with the |CP module, based on latch comparators , alignment error reduction proposal because of the random effect during the stage comparison commonly found in this type of approach, the technique is to remove the harmful capacitive coupling during electrical isolation phase on the comparison keeping the comparator current mirror in saturation region. This technique aims to provide a significant reduction in the decoupling capacitance used for filtering the voltage Vo. A third and final contribution is related to an innovative technique of indirect measurement of the output voltage Vo of the regulator module CP, based on a simple and accurate measure of the gate voltage and couples the drain electric current of a high voltage NMOS device / Doutorado / Eletrônica, Microeletrônica e Optoeletrônica / Doutor em Engenharia Elétrica
79

Návrh nízko-příkonového interního napěťového regulátoru pro automobilové aplikace / Design of a low power internal voltage regulator for automotive applications

Šojdr, Marek January 2019 (has links)
This master’s thesis deals with the design of integrated voltage regulator. Topologies of linear voltage regulators and their stability are discussed. Part of the thesis deals with description and simulation of blocks of selected regulator topology. The thesis describes the difficulties of integrated circuit design in the automotive industry. The electrical scheme of the designed regulator is explained. The work also focuses on the stability of designed regulator. Then presents simulations. It discusses the layout of integrated circuits and the designed voltage regulator.
80

Controle dinâmico inteligente para reguladores de tensão de redes de distribuição de energia

Carli, Felipe De 26 October 2018 (has links)
Submitted by JOSIANE SANTOS DE OLIVEIRA (josianeso) on 2018-12-12T13:10:44Z No. of bitstreams: 1 Felipe de Carli_.pdf: 6857644 bytes, checksum: 51df2faf2ff2365c2443afa4f23a4292 (MD5) / Made available in DSpace on 2018-12-12T13:10:44Z (GMT). No. of bitstreams: 1 Felipe de Carli_.pdf: 6857644 bytes, checksum: 51df2faf2ff2365c2443afa4f23a4292 (MD5) Previous issue date: 2018-10-26 / FATEC – Fundação de Apoio á Tecnologia e Ciência / A geração, transmissão e distribuição de energia elétrica têm papel chave no desenvolvimento econômico de um país. A qualidade e disponibilidade da energia elétrica relacionada a distribuição tem impacto direto na economia e na qualidade de vida das pessoas. Conceitos de Redes de Distribuição Inteligentes tem ganhado cada vez mais força com o intuito de melhorar a qualidade dos serviços prestados. A tensão em regime permanente é um dos principais parâmetros de qualidade de energia elétrica em redes de distribuição e muitas vezes o seu controle requer soluções de elevada complexidade e investimento. Tensões fora de especificação tem impactos negativos para os consumidores finais, uma vez que, podem gerar danos aos equipamentos, interrupção em serviços fundamentais, e inconvenientes para a sociedade. Desta forma, o presente trabalho busca desenvolver um protótipo de controle inteligente e dinâmico aplicado para reguladores de tensão de distribuição com a capacidade de coletar informações do perfil de consumo do alimentador, realizar o auto ajuste de seus parâmetros e enviar informações para o sistema de supervisão. O protótipo dividido em um módulo de controle e módulo fuzzy que foi desenvolvido em escala de laboratório. Baseado no carregamento do alimentador, o dispositivo é capaz de calcular os parâmetros básicos de auto-ajuste, ou seja, a temporização, faixa de insensibilidade e compensações de queda na linha. Os resultados globais desse trabalho mostram que o desenvolvimento de um controle dinâmico e inteligente para reguladores de tensão é viável e pode ser aplicado em redes de distribuição reais. O cálculo dos parâmetros de temporização, tensão de referência, compensação de queda na linha melhora o perfil de tensão de uma rede de distribuição, pois minimiza as oscilações de tensão em baixa e alto carregamento da linha, conforme testes realizados com dados de um alimentador real. Entende-se que os resultados globais deste trabalho servem de fundamento para um estudo técnico-econômico de ampliação desta estrutura de controle para outros reguladores de tensão de redes de distribuição. / The electricity generation, transmission, and distribution play a role key in the economic development of a country. The quality and availability of electricity related to distribution has a direct impact on the economy and people's quality of life. Concepts of smart grids has gained more strength in order to improve the quality of services provided. Steady-state voltage is one of the main quality parameters of electrical power in distribution grids and often its control requires solutions of high complexity and investment. Out-of-specification voltage have negative impacts on end-users, as it can cause damage to equipment, outage in key services, and inconvenience to community. In this way, the present work seeks to develop a prototype of intelligent and dynamic control applied to distribution voltage regulators with the ability to collect information of the feeder consumption profile, perform the self-tuning of its parameters and send information to supervisory system. The prototype divided into a control and fuzzy modules was developed on a laboratory scale. Based on loader readings, the device is able to calculate the basic parameters of self-adjustment, ie time delay, dead band and line drop compensation. The overall results of this work show that the development of a dynamic and smart control for step voltage regulators is feasible and can be applied in real distribution grid. The calculation of the time delay, reference voltage, line drop compensation improves the voltage profile of a distribution grid, as it minimizes voltage variations at low and high line loading, according to tests performed with data from a real feeder. It is understood that the overall results of this work serve as a basis for a technical-economic study to extend this control structure to other step voltage regulators in distribution grids.

Page generated in 0.0447 seconds