231 |
Analog/Hybrid Computer Simulation Applied to Sampled-Data Control SystemsMonte, Sam Joseph 01 January 1972 (has links) (PDF)
No description available.
|
232 |
Analog Flight Simulators to Computer InterfaceSelph, William J. 01 January 1984 (has links) (PDF)
The College of Engineering at the University of Central Florida has a flight simulator. This simulator was built as a stand-alone Instrument Flight Rules (IFR) training aid. The college has attempted on several occasions to augment this simulator system with a visual (out the cockpit view) simulation for the trainee pilot. Funding and resources have restricted or limited these enhancements to non real-time simulation. This project/thesis provides the university with part of the solution to accurate real time simulation. The simulated aircraft position and direction is acquired at 9 to 40 Hertz with 10-bit resolution. This data is made available in the ubiquitous RS-232C standard format. Thus any size computer can utilize the position and direction information for the simulated aircraft. With this element completed, a future project can utilize this information for time and motion studies or visual simulation.
|
233 |
An Electrometer Design and Characterization for a CubeSat Neutral Pressure InstrumentRohrer, Todd Edward Bloomquist 02 February 2017 (has links)
Neutral gas pressure measurements in low Earth orbit (LEO) can facilitate the monitoring of atmospheric gravity waves, which can trigger instabilities that severely disrupt radio frequency communication signals. The Space Neutral Pressure Instrument (SNeuPI) is a low-power instrument detecting neutral gas density in order to determine neutral gas pressure. SNeuPI consists of an ionization chamber and a logarithmic electrometer circuit. The Rev. 1 SNeuPI electrometer prototype does not function as designed. A Rev. 2 electrometer circuit must be designed and its performance characterized across specified operating temperature and input current ranges.
This document presents a design topology for the Rev. 2 electrometer and a derivation of the theoretical circuit transfer function. Component selection and layout are discussed. A range of predicted operating input currents is calculated using modeled neutral density data for a range of local times, altitudes, and latitudes corresponding to the conditions expected for the Lower Atmosphere/Ionosphere Coupling Experiment (LAICE) CubeSat mission. Laboratory test setups for measurements performed both under vacuum and at atmospheric pressure are documented in detail. Test procedures are presented to characterize the performance of the Rev. 2 electrometer at a range of controlled operating temperatures. The results of these tests are then extrapolated in order to predict the operation of the circuit at specified temperatures outside of the range controllable under laboratory test conditions. The logarithmic conformance, accuracy, sensitivity, power consumption, and deviations from expected response of the circuit are characterized. The results validate the electrometer for use under its expected flight conditions. / Master of Science
|
234 |
Applications of the analog computer to mathematical problemsCullum, Jane K. January 1962 (has links)
This thesis is intended to be an introductory mathematical presentation of analog computation. An attempt was made to explain in concise mathematical language, how an electronic analog computer works, why it works, and the simplicity of its use.
The components of the computer are considered as operational blocks, each block performing an indicated operation. Hence, the electrical knowledge presented is meager.
The methods of solution and the corresponding computer solutions obtained for several types of mathematical problems are presented; such as, the determination of the characteristic vectors and characteristic values of a given matrix. In each case, a 15-amplifier Heath Kit analog computer model number ES-400 was used. Since this type of computer contains no devices for multiplying variable quantities, the only types of problems that could be considered were those that can be represented by a system of linear, ordinary differential equations with constant coefficients. However, similar techniques are applicable to the analogous non-linear systems and systems with variable coefficients, on a fully-equipped analog computer. / Master of Science
|
235 |
Techniques for testing a 15-bit data acquisition systemDoerfler, Douglas Wayne. January 1985 (has links)
Call number: LD2668 .T4 1985 D63 / Master of Science
|
236 |
Optimization of SiGe HBT BiCMOS analog building blocks for operation in extreme environmentsJung, Seungwoo 07 January 2016 (has links)
The objective of this research is to optimize silicon-germanium (SiGe) heterojunction bipolar transistor (HBT) BiCMOS analog circuit building blocks for operation in extreme environments utilizing design techniques. First, negative feedback effects on single-event transient (SET) in SiGe HBT analog circuits were investigated. In order to study the role of internal and external negative feedback effects on SET in circuits, two different types of current mirrors (a basic common-emitter current mirror and a Wilson current mirror) were fabricated using a SiGe HBT BiCMOS technology and exposed to laser-induced single events. The SET measurements were performed at the U.S. Naval Research Laboratory using a two-photon absorption (TPA) pulsed laser. The measured data showed that negative feedback improved SET response in the analog circuits; the highest peak output transient current was reduced by more than 50%, and the settling time of the output current upon a TPA laser strike was shortened with negative feedback. This proven negative feedback radiation hardening technique was applied later in the high-speed 5-bit flash analog-to-digital converter (ADC) for receiver chains of radar systems to improve SET response of the system.
|
237 |
High speed floating analog to digital converter and interpolating digital to analog converter. / CUHK electronic theses & dissertations collection / Digital dissertation consortiumJanuary 2001 (has links)
Wang Hongwei. / "February 2001." / Thesis (Ph.D.)--Chinese University of Hong Kong, 2001. / Electronic reproduction. Hong Kong : Chinese University of Hong Kong, [2012] System requirements: Adobe Acrobat Reader. Available via World Wide Web. / Electronic reproduction. Ann Arbor, MI : ProQuest Information and Learning Company, [200-] System requirements: Adobe Acrobat Reader. Available via World Wide Web. / Mode of access: World Wide Web. / Abstracts in English and Chinese.
|
238 |
All-MOSFET M-2M digital-to-analog converter for operation with very low supply voltage / Projeto de um conversor D/A M2M para operação em baixa tensão de alimentaçãoMello, Israel Sperotto de January 2015 (has links)
Desde os anos 80 a evolução dos processos de fabricação de circuitos integrados MOS tem buscado a redução da tensão de alimentação, como forma de se reduzir o consumo de energia dos circuitos. Partiu-se dos antigos 5 V, padrão estabelecido pela lógica TTL nos anos 70, até os circuitos modernos que operam com alimentação pouco abaixo de 1 V. Entretanto, desde os primeiros anos da década de 2000, a tensão de alimentação está estabilizada neste patamar, devido a limitações tecnológicas que tem se mostrado difíceis de serem transpostas. Tal desafio tem sido estudado por grupos de pesquisa ao redor do mundo, e diversas estratégias tem sido propostas para se chegar a circuitos analógicos e digitais que operem sob tensão de alimentação bem inferior a 1 V. De fato estes grupos têm focado seus estudos em circuitos que operam com tensão de alimentação inferior a 0,5 V, alguns chegando à casa de 200 ou 100 mV, ou até menor. Dentre as diversas classes de circuitos, os conversores de dados dos tipos digital-analógico (DAC) e analógicodigital (ADC) são circuitos fundamentais ao processo de integração entre os módulos que processam sinais analogicamente e os que processam sinais digitalmente, sendo assim essenciais à implementação dos complexos SoCs (System-on-Chips) da atualidade. Este trabalho apresenta um estudo sobre o desempenho da configuração MOSFET em rede M-2M (similar à rede R-2R que emprega resistores), utilizada como circuito conversor digital-analógico, quando dimensionada para operar sob tensão de alimentação muito baixa, da ordem de 200 mV ou inferior. Tal estudo se baseia no emprego de um modelo para os MOSFETs que é contínuo desde a condição de inversão fraca (subthreshold) até a inversão forte, e inclui o uso de um modelo de descasamento entre MOSFETs que é válido para qualquer condição de operação. Com base neste estudo foi desenvolvida uma metodologia de projeto, capaz de estabelecer as relações de compromisso entre “tensão de alimentação”, “resolução efetiva” e “área ocupada em silício”, fundamentais para se atingir um circuito otimizado. Resultados de simulação elétrica são apresentados e confrontados com os resultados analíticos, visando a comprovação da metodologia. O circuito já foi enviado para fabricação, e deve começar a ser testado em breve.
|
239 |
Design techniques for low voltage wideband delta-sigma modulator. / CUHK electronic theses & dissertations collection / Digital dissertation consortiumJanuary 2010 (has links)
Finally, another new 0.5V fully differential wideband amplifier, which can be used in the wideband modulator, has been proposed. The gate-input two-stage amplifier employs a DC common-mode feedback circuit that uses a Miller-amplified capacitor for its frequency compensation. With the proposed technique, the power consumption of the low-voltage amplifier is drastically reduced. / Furthermore, a new dynamic CM level shifting technique for low-voltage CT delta-sigma modulators that employ a return-to-open feedback DAC is reported in the thesis. The technique maintains a stable CM level at the amplifier's inputs for this type of modulators. Simulation results show that it improves the modulator's SNDR by 11%. / In this thesis, we present research works on developing a low-voltage delta-sigma modulator with a wide signal bandwidth. Specifically, a 0.5V complex low-pass continuous-time (CT) third-order delta-sigma modulator that has a single-sided signal bandwidth of 1MHz, targeting for application in Bluetooth receivers, is presented without using any internal voltage boosting techniques which are potentially harmful to the reliability of the device. The wide bandwidth of the modulator at this low supply voltage is enabled by a special common-mode (CM) level arrangement in the system level and by new low-voltage amplifies. Realized in a 0.13mum CMOS process the proposed modulator achieves a 61.9-dB peak signal-to-noise-and-distortion ratio at the nominal supply of 0.5V with 3.4mW consumption, and occupies an active area of 0.9mm2. The modulator achieves the best figure-of-merit among its class. / The development of low-voltage design techniques for analog circuits has recently received a lot of attention due to the continuous shrinking of the supply voltage in modern CMOS technologies, which is projected to reduce to 0.5V for low power applications within ten years in the International Technology Roadmap for Semiconductor. This thesis focuses on developing circuit techniques for low-voltage delta-sigma modulator, a functional block that is widely used in mixed-signal integrated circuits. Several delta-sigma modulators operating at supply voltages below 0.9V have been reported in the open literature. However, none of them supports a signal bandwidth wider than 100kHz with a reasonable performance. / He, Xiaoyong. / Adviser: Kong Pang Pun. / Source: Dissertation Abstracts International, Volume: 72-01, Section: B, page: . / Thesis (Ph.D.)--Chinese University of Hong Kong, 2010. / Includes bibliographical references (leaves 104-111). / Electronic reproduction. Hong Kong : Chinese University of Hong Kong, [2012] System requirements: Adobe Acrobat Reader. Available via World Wide Web. / Electronic reproduction. Ann Arbor, MI : ProQuest Information and Learning Company, [200-] System requirements: Adobe Acrobat Reader. Available via World Wide Web. / Electronic reproduction. Ann Arbor, MI : ProQuest Information and Learning Company, [200-] System requirements: Adobe Acrobat Reader. Available via World Wide Web. / Abstract also in Chinese.
|
240 |
High efficiency wideband low-power delta-sigma modulatorsLee, Sang Hyeon 19 June 2013 (has links)
Delta-sigma analog-to-digital converters traditionally have been used for low speed, high
resolution applications such as measurements, sensors, voice and audio systems.
Through continued device scaling in CMOS technology and architectural and circuit
level design innovations, they have even become popular for wideband, high
dynamic range applications such as wired and wireless communication systems.
Therefore, power efficient wideband low power delta-sigma data converters that bridges
analog and digital have become mandatory for popular mobile applications today.
In this dissertation, two architectural innovations and a development and
realization of a state-of-the-art delta-sigma analog to digital converter with effective design
techniques in both architectural and circuit levels are presented. The first one is
timing-relaxed double noise coupling which effectively provides 2nd order noise
shaping in the noise transfer function and overcomes stringent timing requirement
for quantization and DEM. The second one presented is a noise shaping SAR
quantizer, which provides one order of noise shaping in the noise transfer function.
It uses a charge redistribution SAR quantizer and is applied to a timing-relaxed lowdistortion
delta-sigma modulator which is suitable for adopting SAR quantizer.
Finally a cascade switched capacitor delta-sigma analog-to-digital converter suitable for
WLAN applications is presented. It uses a noise folding free double sampling
technique and an improved low-distortion architecture with an embedded-adder
integrator. The prototype chip is fabricated with a double poly, 4 metal, 0.18μm
CMOS process. The measurement result achieves 73.8 dB SNDR over 10 MHz
bandwidth. The figure of merit defined by FoM = P/(2 x BW x 2[superscript ENOB]) is 0.27
pJ/conv-step. The measurement results indicate that the proposed design ideas are
effective and useful for wideband, low power delta-sigma analog-to-digital converters with
low oversampling ratio. / Graduation date: 2012 / Access restricted to the OSU Community at author's request from June 19, 2012 - June 19, 2013
|
Page generated in 0.036 seconds