Spelling suggestions: "subject:"inductor"" "subject:"conductor""
161 |
Digital control strategies for DC/DC SEPIC converters towards integrationLi, Nan 29 May 2012 (has links) (PDF)
The use of SMPS (Switched mode power supply) in embedded systems is continuously increasing. The technological requirements of these systems include simultaneously a very good voltage regulation and a strong compactness of components. SEPIC ( Single-Ended Primary Inductor Converter) is a DC/DC switching converter which possesses several advantages with regard to the other classical converters. Due to the difficulty in control of its 4th-order and non linear property, it is still not well-exploited. The objective of this work is the development of successful strategies of control for a SEPIC converter on one hand and on the other hand the effective implementation of the control algorithm developed for embedded applications (FPGA, ASIC) where the constraints of Silicon surface and the loss reduction factor are important. To do it, two non linear controls and two observers of states and load have been studied: a control and an observer based on the principle of sliding mode, a deadbeat predictive control and an Extended Kalman observer. The implementation of both control laws and the Extended Kalman observer are implemented in FPGA. An 11-bit digital PWM has been developed by combining a 4-bit Δ-Σ modulation, a 4-bit segmented DCM (Digital Clock Management) phase-shift and a 3-bit counter-comparator. All the proposed approaches are experimentally validated and constitute a good base for the integration of embedded switching mode converters
|
162 |
Energy-efficient interfaces for vibration energy harvestingDu, Sijun January 2018 (has links)
Ultra low power wireless sensors and sensor systems are of increasing interest in a variety of applications ranging from structural health monitoring to industrial process control. Electrochemical batteries have thus far remained the primary energy sources for such systems despite the finite associated lifetimes imposed due to limitations associated with energy density. However, certain applications (such as implantable biomedical electronic devices and tire pressure sensors) require the operation of sensors and sensor systems over significant periods of time, where battery usage may be impractical and add cost due to the requirement for periodic re-charging and/or replacement. In order to address this challenge and extend the operational lifetime of wireless sensors, there has been an emerging research interest on harvesting ambient vibration energy. Vibration energy harvesting is a technology that generates electrical energy from ambient kinetic energy. Despite numerous research publications in this field over the past decade, low power density and variable ambient conditions remain as the key limitations of vibration energy harvesting. In terms of the piezoelectric transducers, the open-circuit voltage is usually low, which limits its power while extracted by a full-bridge rectifier. In terms of the interface circuits, most reported circuits are limited by the power efficiency, suitability to real-world vibration conditions and system volume due to large off-chip components required. The research reported in this thesis is focused on increasing power output of piezoelectric transducers and power extraction efficiency of interface circuits. There are five main chapters describing two new design topologies of piezoelectric transducers and three novel active interface circuits implemented with CMOS technology. In order to improve the power output of a piezoelectric transducer, a series connection configuration scheme is proposed, which splits the electrode of a harvester into multiple equal regions connected in series to inherently increase the open-circuit voltage generated by the harvester. This topology passively increases the rectified power while using a full-bridge rectifier. While most of piezoelectric transducers are designed with piezoelectric layers fully covered by electrodes, this thesis proposes a new electrode design topology, which maximizes the raw AC output power of a piezoelectric harvester by finding an optimal electrode coverage. In order to extract power from a piezoelectric harvester, three active interface circuits are proposed in this thesis. The first one improves the conventional SSHI (synchronized switch harvesting on inductor) by employing a startup circuitry to enable the system to start operating under much lower vibration excitation levels. The second one dynamically configures the connection of the two regions of a piezoelectric transducer to increase the operational range and output power under a variety of excitation levels. The third one is a novel SSH architecture which employs capacitors instead of inductors to perform synchronous voltage flip. This new architecture is named as SSHC (synchronized switch harvesting on capacitors) to distinguish from SSHI rectifiers and indicate its inductorless architecture.
|
163 |
A 5 GHz BiCMOS I/Q VCO with 360° variable phase outputs using the vector sum methodOpperman, Tjaart Adriaan Kruger 08 April 2009 (has links)
This research looks into the design of an integrated in-phase/quadrature (I/Q) VCO operating at 5 GHz. The goal is to design a phase shifter that is implemented at the LO used for RF up conversion. The target application for the phase shifter is towards phased array antennas operating at 5 GHz. Instead of designing multiple VCOs that each deliver a variety of phases, two identical LC-VCOs are coupled together to oscillate at the same frequency and deliver four outputs that are 90 ° out of phase. By varying the amplitudes of the in-phase and quadrature signals independently using VGAs before adding them together, a resultant out-of-phase signal is obtained. A number of independently variable out-of-phase signals can be obtained from these 90 ° out-of-phase signals and this technique is better known as the vector sum method of phase shifting. Control signals to the inputs of the VGAs required to obtain 22.5 ° phase shifts were designed from simulations and are generated using 16-bit DACs. The design is implemented and manufactured using a 0.35 µm SiGe BiCMOS process and the complete prototype IC occupies an area of 2.65 × 2.65 mm2. The I/Q VCO with 360 ° variable phase outputs occupies 1.10 × 0.85 mm2 of chip area and the 16-bit DAC along with its decoding circuitry occupies 0.41 × 0.13 mm2 of chip area. The manufactured quadrature VCO was found to oscillate between 4.12 ~ 4.74 GHz and consumes 23.1 mW from a 3.3 V supply without its buffer circuitry. A maximum phase noise of -78.5 dBc / Hz at a 100 kHz offset and -108.17 dBc / Hz at a 1 MHz offset was measured and the minimum VCO figure of merit is 157.8 dBc / Hz. The output voltages of the 16 bit DAC are within 3.5 % of the design specifications. When the phase shifter is controlled by the 16 DAC signals, the maximum measured phase error of the phase shifter is lower than 10 %. / Dissertation (MEng)--University of Pretoria, 2009. / Electrical, Electronic and Computer Engineering / unrestricted
|
164 |
Syntéza moderních struktur kmitočtových filtrů / Synthesis of Modern Structures of Frequency FiltersFriedl, Martin January 2014 (has links)
Within modern frequency structures, the filter frequency region of up to 10 MHz constitutes a promising research topic that currently attracts intensive attention of specialists interested in the problem. The main reason of this fact consists in that the rapid development of modern technology allows the production of innovated structures of the analog frequency filters required in the defined band. In this context, however, it is also necessary to refine the methods applied in the synthesis and optimization of these structures; such improvement should be carried out with respect to fundamental properties and usability of today's active elements (operational amplifiers with voltage feedback whose Gain Bandwidth Product ranges within units of GHz, operational amplifiers with current feedback, conveyors, transimpedance operational amplifiers). In this thesis, active blocks of synthesis inductors (SIs) and frequency dependent negative resistors (FDNRs) are examined in detail, and the author provides novel formulas to define the basic parameters of the dual circuits. Due emphasis was placed on optimizing the basic building blocks of the second order and defining the variation of their properties caused by the addition of modern active elements. The blocks were analyzed and modified in view of their possible use in higher-order circuits. For active filters of a higher order, simulations were performed to indicate the actual sensitivity of the cascade and non-cascade ARC structures. The following phase of the research comprised mainly the designing of several filters, and this activity was further completed with the verification of the methodology for the synthesis and optimization of higher-order loss ladder filters with modern active blocks. Special attention was paid also to the methods enabling the optimization of such filters, which are invariably based on RLC prototypes. In order to verify the theoretical conclusions, the author materialized a large number of sample optimized filters and measured their parameters. The closing section of the thesis describes the use of the filters in specific applications.
|
165 |
Пројектовање и карактеризација индуктора и нискошумног појачавача у технологији монолитних интегрисаних кола за широкопојасне примене / Projektovanje i karakterizacija induktora i niskošumnog pojačavača u tehnologiji monolitnih integrisanih kola za širokopojasne primene / Design and Characterization of an Inductor and a Low-Noise Amplifier inMonolithic Integrated Circuit Technology for Wideband OperationPajkanović Aleksandar 31 May 2018 (has links)
<p>Пасивна индуктивна компонента и нискошумни појачавач у технологији<br />монолитних интегрисаних кола за широкопојасне примјене пројектовани<br />су, фабриковани и карактерисани. Приликом пројектовања индуктора<br />изабрана је топологија меандар, а осим софтверских алата за<br />пројектовање интегрисаних кола, кориштен је и симулатор<br />електромагнетског поља. Осим карактеризације основних параметара,<br />пажња је посвећена и анализи процесних и температурских варијација.<br />Спроведена је механичка карактеризација материјала од којег се састоји<br />заштитни слој фабрикованог интегрисаног кола. Нискошумни појачавач<br />пројектован је као први степен пријемника широкопојасне технологије, а<br />карактеризацијом је потврђена успјешност поступка.</p> / <p>Pasivna induktivna komponenta i niskošumni pojačavač u tehnologiji<br />monolitnih integrisanih kola za širokopojasne primjene projektovani<br />su, fabrikovani i karakterisani. Prilikom projektovanja induktora<br />izabrana je topologija meandar, a osim softverskih alata za<br />projektovanje integrisanih kola, korišten je i simulator<br />elektromagnetskog polja. Osim karakterizacije osnovnih parametara,<br />pažnja je posvećena i analizi procesnih i temperaturskih varijacija.<br />Sprovedena je mehanička karakterizacija materijala od kojeg se sastoji<br />zaštitni sloj fabrikovanog integrisanog kola. Niskošumni pojačavač<br />projektovan je kao prvi stepen prijemnika širokopojasne tehnologije, a<br />karakterizacijom je potvrđena uspješnost postupka.</p> / <p>A passive inductive component and a low-noise amplifier are designed,<br />fabricated in standard monolithic CMOS technology and characterized, both<br />intended for wideband operation. For the design of the inductor, meander<br />topology is chosen. Along with the integrated circuit design tools,<br />electromagnetic field simulator is used. Besides the standard parameter<br />characterization, special attention is dedicated to the analysis of process and<br />temperature variations. Furthermore, mechanical characterization of the<br />material that comprises the protection layer has been undertaken. Low-noise<br />amplifier is designed as the first stage of an ultra wideband receiver and the<br />results show that the circuit is successfully designed.</p>
|
166 |
Analogová implementace prvků neceločíselného řádu a jejich aplikace / Analog Implementation of Fractional-Order Elements and Their ApplicationsKartci, Aslihan January 2019 (has links)
S pokroky v teorii počtu neceločíselného řádu a také s rozšířením inženýrských aplikací systémů neceločíselného řádu byla značná pozornost věnována analogové implementaci integrátorů a derivátorů neceločíselného řádu. Je to dáno tím, že tento mocný matematický nástroj nám umožňuje přesněji popsat a modelovat fenomén reálného světa ve srovnání s klasickými „celočíselnými“ metodami. Navíc nám jejich dodatečný stupeň volnosti umožňuje navrhovat přesnější a robustnější systémy, které by s konvenčními kondenzátory bylo nepraktické nebo nemožné realizovat. V předložené disertační práci je věnována pozornost širokému spektru problémů spojených s návrhem analogových obvodů systémů neceločíselného řádu: optimalizace rezistivně-kapacitních a rezistivně-induktivních typů prvků neceločíselného řádu, realizace aktivních kapacitorů neceločíselného řádu, analogová implementace integrátoru neceločíselného řádů, robustní návrh proporcionálně-integračního regulátoru neceločíselného řádu, výzkum různých materiálů pro výrobu kapacitorů neceločíselného řádu s ultraširokým kmitočtovým pásmem a malou fázovou chybou, možná realizace nízkofrekvenčních a vysokofrekvenčních oscilátorů neceločíselného řádu v analogové oblasti, matematická a experimentální studie kapacitorů s pevným dielektrikem neceločíselného řádu v sériových, paralelních a složených obvodech. Navrhované přístupy v této práci jsou důležitými faktory v rámci budoucích studií dynamických systémů neceločíselného řádu.
|
167 |
Modely stejnosměrných tranzistorových měničů v programu Simulink / Models of DC transistor converters in Simulink programLoup, Martin January 2020 (has links)
The master’s thesis is focused on the creation of models of DC/DC converters and control program for input parameters and their configuration. The first part is theoretical and she is dedicated to the description of the program Matlab. The second chapter is dedicated to DC/DC converters. Their function is described there and the necessary equations for the design are derived. All of this is complemented by the calculation of line losses in semiconductor elements and the design of voltage and current regulator. The last two parts deal with the description of the created models in Simulink and control program in a graphical environment. The created program is able to edit and recalculate parameters of the converters, calculate line losses on semiconductor components, perform a model simulation or open it.
|
168 |
Digital control strategies for DC/DC SEPIC converters towards integration / Stratégies de commande numérique pour un convertisseur DC/DC SEPIC en vue de l’intégrationLi, Nan 29 May 2012 (has links)
L’utilisation des alimentations à découpage (SMPSs : switched mode power supplies) est à présent largement répandue dans des systèmes embarqués en raison de leur rendement. Les exigences technologiques de ces systèmes nécessitent simultanément une très bonne régulation de tension et une forte compacité des composants. SEPIC (Single-Ended Primary Inductor Converter) est un convertisseur à découpage DC/DC qui possède plusieurs avantages par rapport à d’autres convertisseurs de structure classique. Du fait de son ordre élevé et de sa forte non linéarité, il reste encore peu exploité. L’objectif de ce travail est d’une part le développement des stratégies de commande performantes pour un convertisseur SEPIC et d’autre part l’implémentation efficace des algorithmes de commande développés pour des applications embarquées (FPGA, ASIC) où les contraintes de surface silicium et le facteur de réduction des pertes sont importantes. Pour ce faire, deux commandes non linéaires et deux observateurs augmentés (observateurs d’état et de charge) sont exploités : une commande et un observateur fondés sur le principe de mode de glissement, une commande prédictive et un observateur de Kalman étendu. L’implémentation des deux lois de commande et l’observateur de Kalman étendu sont implémentés sur FPGA. Une modulation de largeur d’impulsion (MLI) numérique à 11-bit de résolution a été développée en associant une technique de modulation Δ-Σ de 4-bit, un DCM (Digital Clock Management) segmenté et déphasé de 4-bit, et un compteur-comparateur de 3-bit. L’ensemble des approches proposées sont validées expérimentalement et constitue une bonne base pour l’intégration des convertisseurs à découpage dans les alimentations embarquées. / The use of SMPS (Switched mode power supply) in embedded systems is continuously increasing. The technological requirements of these systems include simultaneously a very good voltage regulation and a strong compactness of components. SEPIC ( Single-Ended Primary Inductor Converter) is a DC/DC switching converter which possesses several advantages with regard to the other classical converters. Due to the difficulty in control of its 4th-order and non linear property, it is still not well-exploited. The objective of this work is the development of successful strategies of control for a SEPIC converter on one hand and on the other hand the effective implementation of the control algorithm developed for embedded applications (FPGA, ASIC) where the constraints of Silicon surface and the loss reduction factor are important. To do it, two non linear controls and two observers of states and load have been studied: a control and an observer based on the principle of sliding mode, a deadbeat predictive control and an Extended Kalman observer. The implementation of both control laws and the Extended Kalman observer are implemented in FPGA. An 11-bit digital PWM has been developed by combining a 4-bit Δ-Σ modulation, a 4-bit segmented DCM (Digital Clock Management) phase-shift and a 3-bit counter-comparator. All the proposed approaches are experimentally validated and constitute a good base for the integration of embedded switching mode converters
|
169 |
Aktivní kmitočtové filtry pro vyšší frekvence / Active Frequency Filters for Higher FrequenciesFröhlich, Lubomír January 2014 (has links)
This thesis deals with the synthesis and optimization of frequency analogue filters with modern active elements usable for higher frequencies. The thesis is divided into three parts, the first part deals with the problematic concerning Leap-Frog combined ARC structure. Due to a difficult design, this method is not described in a detail and used in practice, although it shows e.g. low sensitivity. Firstly, a complete analysis of individual filters was made (for and T endings) and consequently these findings were used during implementation of this method to NAF program. Finally, samples of real filters were realized (for verification of functioning and correct design). Another very interesting topic concerning filters is usage of coupled band-pass for small bandwidth, where it is necessary to solve the problems concerning ratio of building elements values, but also price, quality, size of coils, sensitivity, Q factors, coefficients etc. That is why in practice a coil is very often substituted with other equivalent lossy and lossless blocks which create ARC filters structure. The design and the possibility of usage of lossy grounded elements were described here (such as synthetic inductors, frequency dependent negative resistor). Some parts of the design are individual computer sensitivity analysis, setting of usage and quality comparison of individual lossy grounded blocks. Besides, a program for these elements was created, it is useful for a quick design and depiction of transfer characteristics. The third part deals with the usage of tuning universal filters consisting three or more operational amplifiers, which secures its universality and possibility to create different kinds of transfer characteristic. In practice, Akerberg - Mossberg and Kerwin - Huelsman - Newcomb are the most used types of filters. These were also compared with less common universal filters. In the end, the possibility of digital tuning of universal filter with the help of digital potentiometers for filters of 10th order and frequency around 1 MHz was shown.
|
170 |
Methodenentwicklung zur Simulation von Strömungen mit freier Oberfläche unter dem Einfluss elektromagnetischer WechselfelderBeckstein, Pascal 16 February 2018 (has links) (PDF)
Im Bereich der industriellen Metallurgie und Kristallzüchtung treten bei zahlreichen Anwendungen, wo magnetische Wechselfelder zur induktiven Beeinflussung von leitfähigen Werkstoffen eingesetzt werden, auch Strömungen mit freier Oberfläche auf. Das Anwendungsspektrum reicht dabei vom einfachen Aufschmelzen eines Metalls in einem offenen Tiegel bis hin zur vollständigen Levitation. Auch der sogenannte RGS-Prozess, ein substratbasiertes Kristallisationsverfahren zur Herstellung siliziumbasierter Dünnschichtmaterialien, ist dafür ein Beispiel. Um bei solchen Prozessen die Interaktion von Magnetfeld und Strömung zu untersuchen, ist die numerische Simulationen ein wertvolles Hilfsmittel. Für beliebige dreidimensionale Probleme werden entsprechende Berechnungen bisher durch eine externe Kopplung kommerzieller Programme realisiert, die für Magnetfeld und Strömung jeweils unterschiedliche numerische Techniken nutzen. Diese Vorgehensweise ist jedoch im Allgemeinen mit unnötigem Rechenaufwand verbunden. In dieser Arbeit wird ein neu entwickelter Methodenapparat auf Basis der FVM vorgestellt, mit welchem sich diese Art von Berechnungen effizient durchführen lassen. Mit der Implementierung dieser Methoden in foam-extend, einer erweiterten Version der quelloffenen Software OpenFOAM, ist daraus ein leistungsfähiges Werkzeug in Form einer freien Simulationsplattform entstanden, welches sich durch einen modularen Aufbau leicht erweitern lässt. Mit dieser Plattform wurden in foam-extend auch erstmalig dreidimensionale Induktionsprozesse im Frequenzraum gelöst.
|
Page generated in 0.0312 seconds